<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/misc/Kconfig, branch v2020.07-rc2</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/misc/Kconfig?h=v2020.07-rc2</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/misc/Kconfig?h=v2020.07-rc2'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-03-03T07:38:14Z</updated>
<entry>
<title>misc: pmic_esm: Add support for PMIC ESM driver</title>
<updated>2020-03-03T07:38:14Z</updated>
<author>
<name>Tero Kristo</name>
<email>t-kristo@ti.com</email>
</author>
<published>2020-02-14T09:18:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3b36b38f50cc3063f922db629f529b11ff92332b'/>
<id>urn:sha1:3b36b38f50cc3063f922db629f529b11ff92332b</id>
<content type='text'>
The ESM (Error Signal Monitor) is used on certain PMIC versions to
handle error signals propagating from rest of the system. If these
reach the PMIC, it is typically a last resort fatal error which
requires a system reset. The ESM driver does the proper configuration
for the ESM module to reach this end goal. Initially, only TPS65941
PMIC is supported for this.

Signed-off-by: Tero Kristo &lt;t-kristo@ti.com&gt;
</content>
</entry>
<entry>
<title>misc: k3_esm: Add support for Texas Instruments K3 ESM driver</title>
<updated>2020-03-03T07:38:14Z</updated>
<author>
<name>Tero Kristo</name>
<email>t-kristo@ti.com</email>
</author>
<published>2020-02-14T09:18:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=344eb6d572adfadb0a11196ef8cf6508f6c704df'/>
<id>urn:sha1:344eb6d572adfadb0a11196ef8cf6508f6c704df</id>
<content type='text'>
The ESM (Error Signaling Module) is used to route error signals within
the K3 SoCs somewhat similar to interrupts. The handling for these is
different though, and can be routed for hardware error handling, to
be handled by safety processor or just as error interrupts handled
by the main processor. The u-boot level ESM driver is just used to
configure the ESM signals so that they get routed to proper destination.

Signed-off-by: Tero Kristo &lt;t-kristo@ti.com&gt;
</content>
</entry>
<entry>
<title>x86: Move UCLASS_IRQ into a separate file</title>
<updated>2019-12-15T03:44:12Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2019-12-07T04:41:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=79d66a6ac117dc4978c3ee66e342ad06411d390c'/>
<id>urn:sha1:79d66a6ac117dc4978c3ee66e342ad06411d390c</id>
<content type='text'>
Update this uclass to support the needs of the Apollo Lake ITSS. It
supports four operations.

Move the uclass into a separate directory so that sandbox can use it too.
Add a new Kconfig to control it and enable this on x86.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>pci: Add support for p2sb uclass</title>
<updated>2019-12-15T03:44:11Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2019-12-07T04:41:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5bee27aa41eeafb71f1d467f81f7fae6ee8cfa6d'/>
<id>urn:sha1:5bee27aa41eeafb71f1d467f81f7fae6ee8cfa6d</id>
<content type='text'>
The Primary-to-Sideband bus (P2SB) is used to access various peripherals
through memory-mapped I/O in a large chunk of PCI space. The space is
segmented into different channels and peripherals are accessed by
device-specific means within those channels. Devices should be added in
the device tree as subnodes of the p2sb.

This adds a uclass and enables it for sandbox.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>misc: add driver for the Rockchip otp controller</title>
<updated>2019-11-17T09:23:15Z</updated>
<author>
<name>Finley Xiao</name>
<email>finley.xiao@rock-chips.com</email>
</author>
<published>2019-09-25T15:57:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a907dc3f25fa90becb4202c7cf973b4fc5abaa1b'/>
<id>urn:sha1:a907dc3f25fa90becb4202c7cf973b4fc5abaa1b</id>
<content type='text'>
Newer Rockchip socs like the px30 use a different ip block to handle
one-time-programmable memory, so add a misc driver for it as well.

Signed-off-by: Finley Xiao &lt;finley.xiao@rock-chips.com&gt;
Signed-off-by: Heiko Stuebner &lt;heiko.stuebner@theobroma-systems.com&gt;
Reviewed-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
</content>
</entry>
<entry>
<title>misc: k3_avs: add driver for K3 Adaptive Voltage Scaling Class 0</title>
<updated>2019-11-07T23:39:16Z</updated>
<author>
<name>Tero Kristo</name>
<email>t-kristo@ti.com</email>
</author>
<published>2019-10-24T09:30:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9d233b4e3ed675561c4e3bd904e0a314f20dbe82'/>
<id>urn:sha1:9d233b4e3ed675561c4e3bd904e0a314f20dbe82</id>
<content type='text'>
Adaptive Voltage Scaling is a technology used in TI SoCs to optimize
the operating voltage based on characterization data written to efuse
during production. Add a driver to support this feature for K3 line of
SoCs, initially for AM65x.

Signed-off-by: Tero Kristo &lt;t-kristo@ti.com&gt;
Signed-off-by: Keerthy &lt;j-keerthy@ti.com&gt;
</content>
</entry>
<entry>
<title>misc: microchip_flexcom: introduce microchip_flexcom driver</title>
<updated>2019-10-24T10:01:57Z</updated>
<author>
<name>Eugen Hristev</name>
<email>eugen.hristev@microchip.com</email>
</author>
<published>2019-10-09T09:23:39Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f81649586df766083c987bfa6ea72547fc5acb7e'/>
<id>urn:sha1:f81649586df766083c987bfa6ea72547fc5acb7e</id>
<content type='text'>
The Microchip Flexcom is just a wrapper which embeds a SPI controller,
an I2C controller and an USART.
Only one function can be used at a time and is chosen at boot time according
to the device tree.
The bindings are kept as in Linux.
The driver registers to MISC_UCLASS.

Signed-off-by: Eugen Hristev &lt;eugen.hristev@microchip.com&gt;
</content>
</entry>
<entry>
<title>misc: Kconfig: make i.MX7ULP could use MXC_OCOTP</title>
<updated>2019-10-08T14:35:16Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2019-07-22T01:24:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=994ab731b3723f2a2918cf7adf112a4acf6e4f9b'/>
<id>urn:sha1:994ab731b3723f2a2918cf7adf112a4acf6e4f9b</id>
<content type='text'>
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>Kconfig: Varios: Fix more SPL, TPL dependencies</title>
<updated>2019-08-26T15:46:29Z</updated>
<author>
<name>Adam Ford</name>
<email>aford173@gmail.com</email>
</author>
<published>2019-08-24T18:50:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a074667d52031b1074bc23ca59bf0b73c13ccf7c'/>
<id>urn:sha1:a074667d52031b1074bc23ca59bf0b73c13ccf7c</id>
<content type='text'>
Several options are presenting themselves on a various boards
where the options are clearly not used.  (ie, SPL/TPL options
when SPL or TPL are not defined)

This patch is not attempting to be a complete list of items, but
more like low hanging fruit.  In some instances, I wasn't sure
of DM was required, so I simply made them SPL or TPL.

This patch attempts to reduce some of the menuconfig noise
by defining dependencies so they don't appear when not used.

Signed-off-by: Adam Ford &lt;aford173@gmail.com&gt;
</content>
</entry>
<entry>
<title>spl: misc: Allow misc drivers in SPL and TPL</title>
<updated>2019-05-21T23:33:23Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2018-11-18T15:14:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=aaba703fd0f08f3c63ad241cbb29273f0ebbf2a6'/>
<id>urn:sha1:aaba703fd0f08f3c63ad241cbb29273f0ebbf2a6</id>
<content type='text'>
In some cases it is necessary to read the keyboard in early phases of
U-Boot. The cros_ec keyboard is kept in the misc directory. Update the
config to allow this.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
</feed>
