<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/mmc/Makefile, branch v2013.10</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/mmc/Makefile?h=v2013.10</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/mmc/Makefile?h=v2013.10'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2013-09-20T15:58:55Z</updated>
<entry>
<title>mmc: don't support write &amp; erase for SPL builds</title>
<updated>2013-09-20T15:58:55Z</updated>
<author>
<name>Paul Burton</name>
<email>paul.burton@imgtec.com</email>
</author>
<published>2013-09-09T14:30:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=da61fa5f42133593be51764b55a905330eae5063'/>
<id>urn:sha1:da61fa5f42133593be51764b55a905330eae5063</id>
<content type='text'>
For SPL builds this is just dead code since we'll only need to read.
Eliminating it results in a significant size reduction for the SPL
binary, which may be critical for certain platforms where the binary
size is highly constrained.

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
Acked-by: Pantelis Antoniou &lt;panto@antoniou-consulting.com&gt;
</content>
</entry>
<entry>
<title>powerpc: mpc85xx: Support booting from SD Card with SPL</title>
<updated>2013-08-20T16:47:26Z</updated>
<author>
<name>Ying Zhang</name>
<email>b40530@freescale.com</email>
</author>
<published>2013-08-16T07:16:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bb0dc1084f5dcf1dfd951d320c932d08bccbe429'/>
<id>urn:sha1:bb0dc1084f5dcf1dfd951d320c932d08bccbe429</id>
<content type='text'>
The code from the internal on-chip ROM. It loads the final uboot image
into DDR, then jump to it to begin execution.

The SPL's size is sizeable, the maximum size must not exceed the size of L2
SRAM. It initializes the DDR through SPD code, and copys final uboot image
to DDR. So there are two stage uboot images:
	* spl_boot, 96KB size. The env variables are copied to L2 SRAM, so that
	ddr spd code can get the interleaving mode setting in env. It loads
	final uboot image from offset 96KB.
	* final uboot image, size is variable depends on the functions enabled.

Signed-off-by: Ying Zhang &lt;b40530@freescale.com&gt;
Acked-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>Add GPL-2.0+ SPDX-License-Identifier to source files</title>
<updated>2013-07-24T13:44:38Z</updated>
<author>
<name>Wolfgang Denk</name>
<email>wd@denx.de</email>
</author>
<published>2013-07-08T07:37:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1a4596601fd395f3afb8f82f3f840c5e00bdd57a'/>
<id>urn:sha1:1a4596601fd395f3afb8f82f3f840c5e00bdd57a</id>
<content type='text'>
Signed-off-by: Wolfgang Denk &lt;wd@denx.de&gt;
[trini: Fixup common/cmd_io.c]
Signed-off-by: Tom Rini &lt;trini@ti.com&gt;
</content>
</entry>
<entry>
<title>Merge branch 'u-boot/master' into 'u-boot-arm/master'</title>
<updated>2013-05-30T12:45:06Z</updated>
<author>
<name>Albert ARIBAUD</name>
<email>albert.u.boot@aribaud.net</email>
</author>
<published>2013-05-30T12:45:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a19b0dd62d7b8efc658fa1aa685ff5665878f3ee'/>
<id>urn:sha1:a19b0dd62d7b8efc658fa1aa685ff5665878f3ee</id>
<content type='text'>
Conflicts:
	common/cmd_fpga.c
	drivers/usb/host/ohci-at91.c
</content>
</entry>
<entry>
<title>mmc: update Faraday FTSDC010 for rw performance</title>
<updated>2013-05-15T23:18:15Z</updated>
<author>
<name>Kuo-Jung Su</name>
<email>dantesu@faraday-tech.com</email>
</author>
<published>2013-05-06T20:32:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f6c3b34697bf8bf05cb4e81c2fd3cadb9a98daea'/>
<id>urn:sha1:f6c3b34697bf8bf05cb4e81c2fd3cadb9a98daea</id>
<content type='text'>
Faraday FTSDC010 is a MMC/SD host controller.
Although there is already a driver in current u-boot release,
which is modified from eSHDC and contributed by Andes Tech.
Its performance is too terrible on Faraday A36x SoC platforms,
so I turn to implement this new version of driver which is
10+ times faster than the old one.

It's carefully designed to be compatible with Andes chips,
so it should be safe to replace it.

Signed-off-by: Kuo-Jung Su &lt;dantesu@faraday-tech.com&gt;
CC: Andy Fleming &lt;afleming@gmail.com&gt;
Signed-off-by: Andy Fleming &lt;afleming@freescale.com&gt;
</content>
</entry>
<entry>
<title>drivers/mmc: move spl_mmc.c to common/spl</title>
<updated>2013-05-15T12:41:03Z</updated>
<author>
<name>Ying Zhang</name>
<email>b40530@freescale.com</email>
</author>
<published>2013-05-09T23:00:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ade8a1a6d32036381776270ebe9980473c25c821'/>
<id>urn:sha1:ade8a1a6d32036381776270ebe9980473c25c821</id>
<content type='text'>
The mpc85xx repuires a special layout on the memory device that is
connected to the eSDHC controller interface. But the file spl_mmc.c
didn't handle this specfic case, there needs a special treatmen, in
the powerpc drictory. So, there is no longer to keep spl_mmc.c on
mpc85xx, CONFIG_SPL_FRAMEWORK is not set.

When CONFIG_SPL_MMC_SUPPORT is set and CONFIG_SPL_FRAMEWORK is not
set, there was an error in drivers/mmc/spl_mmc.c:

drivers/mmc/libmmc.o:(.got2+0x8): undefined reference to `spl_image'.

Now, the solution is to move the file "spl_mmc.c" to directory "common/spl".

Signed-off-by: Ying Zhang &lt;b40530@freescale.com&gt;
</content>
</entry>
<entry>
<title>sdhci: Add sdhci support for spear devices</title>
<updated>2013-05-06T21:26:24Z</updated>
<author>
<name>Vipin Kumar</name>
<email>vipin.kumar@st.com</email>
</author>
<published>2012-12-05T20:44:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1f4ca2547c9a3bdaf1e592a08370cba2b139471b'/>
<id>urn:sha1:1f4ca2547c9a3bdaf1e592a08370cba2b139471b</id>
<content type='text'>
Signed-off-by: Vipin Kumar &lt;vipin.kumar@st.com&gt;
Acked-by: Stefan Roese &lt;sr@denx.de&gt;
Acked-by: Jaehoon Chung &lt;jh80.chung@samsung.com&gt;
Signed-off-by: Andy Fleming &lt;afleming@freescale.com&gt;
</content>
</entry>
<entry>
<title>mmc: Add support for Xilinx Zynq sdhci controller</title>
<updated>2013-04-30T09:39:27Z</updated>
<author>
<name>Michal Simek</name>
<email>michal.simek@xilinx.com</email>
</author>
<published>2013-04-22T12:56:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=293eb33fcb95e2b2bae71edf97b0ca3bdd6ba98d'/>
<id>urn:sha1:293eb33fcb95e2b2bae71edf97b0ca3bdd6ba98d</id>
<content type='text'>
Add support for SD, MMC and eMMC card on Xilinx Zynq.

Signed-off-by: Michal Simek &lt;michal.simek@xilinx.com&gt;
Reviewed-by: Tom Rini &lt;trini@ti.com&gt;
</content>
</entry>
<entry>
<title>mmc: add bcm2835 driver</title>
<updated>2013-03-20T14:31:25Z</updated>
<author>
<name>Stephen Warren</name>
<email>swarren@wwwdotorg.org</email>
</author>
<published>2013-01-29T16:37:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9a4fbe4fbdeb3ffadeb277236c672c2712443a1b'/>
<id>urn:sha1:9a4fbe4fbdeb3ffadeb277236c672c2712443a1b</id>
<content type='text'>
This adds a simple driver for the BCM2835's SD controller.

Workarounds are implemented for:
* Register writes can't be too close to each-other in time, or they will
  be lost.
* Register accesses must all be 32-bit, so implement custom accessors.

This code was extracted from:
git://github.com/gonzoua/u-boot-pi.git master
which was created by Oleksandr Tymoshenko.

Portions of the code there were obviously based on the Linux kernel at:
git://github.com/raspberrypi/linux.git rpi-3.6.y
commit f5b930b "Main bcm2708 linux port" signed-off-by Dom Cobley.

swarren changed the following for upstream:
* Removed hack udelay()s in bcm2835_sdhci_raw_writel(); setting
  SDHCI_QUIRK_WAIT_SEND_CMD appears to solve the issues.
* Remove register logging from read*/write* functions.
* Sort out confusion with min/max_freq values passed to add_sdhci().
* Use more descriptive variable names and calculations in IO accessors.
* Simplified and commented twoticks_delay calculation.
* checkpatch fixes.

Cc: Andy Fleming &lt;afleming@gmail.com&gt;
Signed-off-by: Oleksandr Tymoshenko &lt;gonzo@bluezbox.com&gt;
Signed-off-by: Stephen Warren &lt;swarren@wwwdotorg.org&gt;
Acked-by: Andy Fleming &lt;afleming@gmail.com&gt;
</content>
</entry>
<entry>
<title>EXYNOS: mmc: support DesignWare Controller for Samsung-SoC</title>
<updated>2012-11-27T23:26:47Z</updated>
<author>
<name>Jaehoon Chung</name>
<email>jh80.chung@samsung.com</email>
</author>
<published>2012-10-15T19:10:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d0ebbb8dfa76e1e063b3618d617b8cbcf758079d'/>
<id>urn:sha1:d0ebbb8dfa76e1e063b3618d617b8cbcf758079d</id>
<content type='text'>
Support DesignWare MMC Controller for Samsung Specific.

Signed-off-by: Jaehoon Chung &lt;jh80.chung@samsung.com&gt;
Signed-off-by: Kyungmin Park &lt;kyungmin.park@samsung.com&gt;
Signed-off-by: Rajeshawari Shinde &lt;rajeshwari.s@samsung.com&gt;
Signed-off-by: Andy Fleming &lt;afleming@freescale.com&gt;
</content>
</entry>
</feed>
