<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/net/Makefile, branch v2021.04</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/net/Makefile?h=v2021.04</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/net/Makefile?h=v2021.04'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2021-02-15T15:16:23Z</updated>
<entry>
<title>sh: Remove r7780mp board</title>
<updated>2021-02-15T15:16:23Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2021-02-10T17:51:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=215386e48c84bdd2a29bf9d22150f462954e9e8d'/>
<id>urn:sha1:215386e48c84bdd2a29bf9d22150f462954e9e8d</id>
<content type='text'>
This board has not been converted to CONFIG_DM by the deadline of v2020.01
and is missing other conversions which depend on this as well.  Remove it.

Patch-cc: Nobuhiro Iwamatsu &lt;iwamatsu.nobuhiro@renesas.com&gt;
Patch-cc: Nobuhiro Iwamatsu &lt;iwamatsu@nigauri.org&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>net: cortina_ni: Add eth support for Cortina Access CAxxxx SoCs</title>
<updated>2021-01-27T15:47:44Z</updated>
<author>
<name>Aaron Tseng</name>
<email>aaron.tseng@cortina-access.com</email>
</author>
<published>2021-01-14T21:34:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=febe13b438b3b02f0629f91f36928f3f300c7372'/>
<id>urn:sha1:febe13b438b3b02f0629f91f36928f3f300c7372</id>
<content type='text'>
Add Cortina Access Ethernet device driver for CAxxxx SoCs.
This driver supports both legacy and DM_ETH network models.

Signed-off-by: Aaron Tseng &lt;aaron.tseng@cortina-access.com&gt;
Signed-off-by: Alex Nemirovsky &lt;alex.nemirovsky@cortina-access.com&gt;
Signed-off-by: Abbie Chang &lt;abbie.chang@cortina-access.com&gt;

CC: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
CC: Abbie Chang &lt;abbie.chang@Cortina-Access.com&gt;
CC: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>net: add ethernet driver for MediaTek MT7620 SoC</title>
<updated>2021-01-24T20:39:27Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2020-11-12T08:36:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=17ade70b6a65a4c83d698b6a6c7b33f45a4382a0'/>
<id>urn:sha1:17ade70b6a65a4c83d698b6a6c7b33f45a4382a0</id>
<content type='text'>
This patch adds  ethernet driver for MediaTek MT7620 SoC.

The MT7620 SoC has a built-in ethernet (Frame Engine) and a built-in
7-port switch and two xMII interfaces (can be MII/RMII/RGMII).

The port 0-3 of the switch connects to intergrited FE PHYs. Port 4 can be
configured to connect to either the intergrited FE PHY, or the xMII.
Port 5 always connects to the xMII. Port 6 is the CPU port.

This driver supports MT7530 giga switch connects to port 5.

Reviewed-by: Stefan Roese &lt;sr@denx.de&gt;
Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: Add IPQ40xx MDIO driver</title>
<updated>2020-10-22T13:54:54Z</updated>
<author>
<name>Robert Marko</name>
<email>robert.marko@sartura.hr</email>
</author>
<published>2020-10-08T20:05:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=975151d056acef155643bdb57b29a1a28ba5590f'/>
<id>urn:sha1:975151d056acef155643bdb57b29a1a28ba5590f</id>
<content type='text'>
This adds the driver for the IPQ40xx built-in MDIO.
This will be needed to support future PHY driver.

Signed-off-by: Robert Marko &lt;robert.marko@sartura.hr&gt;
Cc: Luka Perkov &lt;luka.perkov@sartura.hr&gt;
</content>
</entry>
<entry>
<title>net: Add NIC controller driver for OcteonTX2</title>
<updated>2020-10-14T05:55:56Z</updated>
<author>
<name>Suneel Garapati</name>
<email>sgarapati@marvell.com</email>
</author>
<published>2020-08-26T12:37:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4684a7a43ad4c911bc810c243b2c58947c548fc5'/>
<id>urn:sha1:4684a7a43ad4c911bc810c243b2c58947c548fc5</id>
<content type='text'>
Adds support for Network Interface controllers found on
OcteonTX2 SoC platforms.

Signed-off-by: Suneel Garapati &lt;sgarapati@marvell.com&gt;
Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Cc: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
</content>
</entry>
<entry>
<title>net: Add NIC controller driver for OcteonTX</title>
<updated>2020-10-14T05:55:56Z</updated>
<author>
<name>Suneel Garapati</name>
<email>sgarapati@marvell.com</email>
</author>
<published>2020-08-26T12:37:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0008e9a69da07a93d589b51922d80d9044233acb'/>
<id>urn:sha1:0008e9a69da07a93d589b51922d80d9044233acb</id>
<content type='text'>
Adds support for Network Interface controllers found on
OcteonTX SoC platforms.

Signed-off-by: Suneel Garapati &lt;sgarapati@marvell.com&gt;
Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Cc: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
</content>
</entry>
<entry>
<title>net, qe: add DM support for QE UEC ethernet</title>
<updated>2020-09-17T04:09:53Z</updated>
<author>
<name>Heiko Schocher</name>
<email>hs@denx.de</email>
</author>
<published>2020-02-06T08:48:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6e31c62a175ca24f74b89a684c82cbb4bf423f16'/>
<id>urn:sha1:6e31c62a175ca24f74b89a684c82cbb4bf423f16</id>
<content type='text'>
add DM/DTS support for the UEC ethernet on QUICC Engine
Block.

Signed-off-by: Heiko Schocher &lt;hs@denx.de&gt;
Patch-cc: Mario Six &lt;mario.six@gdsys.cc&gt;
Patch-cc: Qiang Zhao &lt;qiang.zhao@nxp.com&gt;
Patch-cc: Holger Brunck &lt;holger.brunck@hitachi-powergrids.com&gt;
Patch-cc: Madalin Bucur &lt;madalin.bucur@oss.nxp.com&gt;

Series-changes: 3
- revert:
  commit "3374264df97b" ("drivers: net: qe: deselect QE when DM_ETH is enabled")
  as now qe works with DM and DM_ETH support.
- fix mailaddress from Holger

Series-changes: 2
- add comments from Qiang Zhao:
  - add device node documentation
  - I did not drop the dm_qe_uec_phy.c and use drivers/net/fsl_mdio.c
    because using drivers/net/fsl_mdio.c leads in none existent
    udevice mdio@3320
    instead boards with DM ETH support should use now this
    driver.
- remove RFC tag

Commit-notes:

- I let the old none DM based implementation in code
  so boards should work with old implementation.
  This Code should be removed if all boards are converted
  to DM/DTS.

- add the DM based qe uec driver under drivers/net/qe

- Therefore copied the files uccf.c uccf.h uec.h from
  drivers/qe. So there are a lot of Codingstyle problems
  currently. I fix them in next version if this RFC
  patch is OK or it needs some changes.

- The dm based driver code is now under drivers/net/qe/dm_qe_uec.c
  Used a lot of functions from drivers/qe/uec.c

- seperated the PHY specific code into seperate file
  drivers/net/qe/dm_qe_uec_phy.c

END
</content>
</entry>
<entry>
<title>net: designware: s700: Add glue code for S700 mac</title>
<updated>2020-07-07T21:11:58Z</updated>
<author>
<name>Amit Singh Tomar</name>
<email>amittomer25@gmail.com</email>
</author>
<published>2020-05-09T14:25:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3c5c4ee35f58bd9d3ca8fb2b4d31da4e5abe17f1'/>
<id>urn:sha1:3c5c4ee35f58bd9d3ca8fb2b4d31da4e5abe17f1</id>
<content type='text'>
This patchs adds glue logic to enable designware mac present on
Action Semi based S700 SoC, Configures SoC specific bits.

Undocumented bit that programs the PHY interface select register
comes from vendor source.

It has been tested on Cubieboard7-lite based on S700 SoC.

Signed-off-by: Amit Singh Tomar &lt;amittomer25@gmail.com&gt;
</content>
</entry>
<entry>
<title>net: Add eth phy generic driver for shared MDIO</title>
<updated>2020-05-10T11:24:48Z</updated>
<author>
<name>Ye Li</name>
<email>ye.li@nxp.com</email>
</author>
<published>2020-05-03T14:41:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5fe419ef2a6154e83aab04c65ec906fef96eb5be'/>
<id>urn:sha1:5fe419ef2a6154e83aab04c65ec906fef96eb5be</id>
<content type='text'>
For dual ethernet controllers, the HW design may connect ETH phys to
one MDIO ports. So two different ethernet drivers have to share MDIO bus.
Since two ethernet drivers are independent, we can't ensure their probe
order.

To resolve this problem, introduce an eth phy generic driver and uclass.

After eth-uclass binds, we search the mdio node and binds the phy node
with the eth-phy-generic driver.

When one eth driver get its phy device, the parent of phy device will
probe prior than phy device. So this ensure the eth driver ownes the
MDIO bus will be probed before using its MDIO.

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>drivers: net: add Layerscape mEMAC MDIO driver</title>
<updated>2020-04-29T05:19:20Z</updated>
<author>
<name>Ioana Ciornei</name>
<email>ioana.ciornei@nxp.com</email>
</author>
<published>2020-03-18T14:47:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=52e16ec6136424bc40727a9e43f23d718ae0c9db'/>
<id>urn:sha1:52e16ec6136424bc40727a9e43f23d718ae0c9db</id>
<content type='text'>
Add a driver for the MDIO interface integrated in the mEMAC (Multi-rate
Ethernet Media Access Controller) and the Fman 10G Ethernet MACs.

Signed-off-by: Ioana Ciornei &lt;ioana.ciornei@nxp.com&gt;
Reviewed-by: Priyanka Jain &lt;priyanka.jain@nxp.com&gt;
</content>
</entry>
</feed>
