<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/net/Makefile, branch v2021.10</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/net/Makefile?h=v2021.10</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/net/Makefile?h=v2021.10'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2021-07-26T07:18:45Z</updated>
<entry>
<title>net: xilinx: axi_mrmac: Add MRMAC driver</title>
<updated>2021-07-26T07:18:45Z</updated>
<author>
<name>Ashok Reddy Soma</name>
<email>ashok.reddy.soma@xilinx.com</email>
</author>
<published>2021-07-02T10:40:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=258ce79cfce4b17b4afe867353c0365cc3c26b46'/>
<id>urn:sha1:258ce79cfce4b17b4afe867353c0365cc3c26b46</id>
<content type='text'>
Add support for xilinx multirate(MRMAC) ethernet driver.
This driver uses multichannel DMA(MCDMA) for data transfers of MRMAC.
Added support for 4 ports of MRMAC for speeds 10G and 25G.
MCDMA supports upto 16 channels but in this driver we have setup only
one channel which is enough.

Tested 10G and 25G on all 4 ports.

Signed-off-by: Ashok Reddy Soma &lt;ashok.reddy.soma@xilinx.com&gt;
Signed-off-by: Michal Simek &lt;michal.simek@xilinx.com&gt;
</content>
</entry>
<entry>
<title>net: add support for KSZ9477/KSZ9897/KSZ9567 GbE switch</title>
<updated>2021-07-10T16:12:42Z</updated>
<author>
<name>Tim Harvey</name>
<email>tharvey@gateworks.com</email>
</author>
<published>2021-06-30T23:50:08Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=668e205098215acf13f72b892aea9267dc23dd19'/>
<id>urn:sha1:668e205098215acf13f72b892aea9267dc23dd19</id>
<content type='text'>
The Microchip KSZ9477/KSZ9897/KSZ9567 7-Port Gigabit Ethernet Switches
support SGMII/RGMII/MII/RMII with register access via SPI, I2C, or MDIO.

This driver currently supports I2C register access but SPI or MDIO register
access can be easily added at a later time.

Tagging is not implemented and instead the active port is tracked to
avoid needing a tag to store port information.

This was tested with the imx8mm-venice-gw7901 board which has a
KSZ9897S switch with an IMX8MM FEC MAC master connected via RGMII_ID.

Signed-off-by: Tim Harvey &lt;tharvey@gateworks.com&gt;
Reviewed-by: Ramon Fried &lt;rfried.dev@gmail.com&gt;
</content>
</entry>
<entry>
<title>net: synquacer: Add netsec driver</title>
<updated>2021-06-18T08:29:17Z</updated>
<author>
<name>Jassi Brar</name>
<email>jaswinder.singh@linaro.org</email>
</author>
<published>2021-06-04T09:44:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=eab447b2b5d3d357f07a28150b13862b1c26b2e2'/>
<id>urn:sha1:eab447b2b5d3d357f07a28150b13862b1c26b2e2</id>
<content type='text'>
Add SynQuacer's NETSEC GbE controller driver.
Since this driver will load the firmware from SPI NOR flash,
this depends on CONFIG_SYNQUACER_SPI=y.

Signed-off-by: Jassi Brar &lt;jaswinder.singh@linaro.org&gt;
Reviewed-by: Ramon Fried &lt;rfried.dev@gmail.com&gt;
</content>
</entry>
<entry>
<title>net: Remove ne2000 driver</title>
<updated>2021-05-25T16:40:16Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2021-05-25T15:54:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=aee18604e2e7d9ff10a59b54d4a8386e164e2161'/>
<id>urn:sha1:aee18604e2e7d9ff10a59b54d4a8386e164e2161</id>
<content type='text'>
With the last user of this driver removed, remove the driver.

Reviewed-by: Daniel Schwierzeck &lt;daniel.schwierzeck@gmail.com&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>sandbox: Add a DSA sandbox driver and unit test</title>
<updated>2021-04-15T08:52:17Z</updated>
<author>
<name>Claudiu Manoil</name>
<email>claudiu.manoil@nxp.com</email>
</author>
<published>2021-03-14T12:14:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ff98da06674d47ff995edd068bcbd4ae6da69f00'/>
<id>urn:sha1:ff98da06674d47ff995edd068bcbd4ae6da69f00</id>
<content type='text'>
The DSA sandbox driver is used for unit testing the DSA class code.
It implements a simple 2 port switch plus 1 CPU port, and uses a
very simple tag to identify the ports.

The DSA sandbox device is connected via CPU port to a regular Ethernet
sandbox device, called 'dsa-test-eth, managed by the existing eth
sandbox driver.  The 'dsa-test-eth' is not intended for testing the
eth class code however, but it is used to emulate traffic through the
'lan0' and 'lan1' front pannel switch ports.  To achieve this the dsa
sandbox driver registers a tx handler for the 'dsa-test-eth' device.
The switch ports, labeled as 'lan0' and 'lan1', are also registered
as eth devices by the dsa class code this time.  So pinging through
these switch ports is as easy as:

=&gt; setenv ethact lan0
=&gt; ping 1.2.3.5

Unit tests for the dsa class code were also added.  The 'dsa_probe'
test exercises most API functions from dsa.h.  The 'dsa' unit test
simply exercises ARP/ICMP traffic through the two switch ports,
including tag injection and extraction, with the help of the dsa
sandbox driver.

I took care to minimize the impact on the existing eth unit tests,
though some adjustments needed to be made with the addition of
extra eth interfaces used by the dsa unit tests. The additional eth
interfaces also require MAC addresses, these have been added to the
sandbox default environment.

Signed-off-by: Alex Marginean &lt;alexandru.marginean@nxp.com&gt;
Signed-off-by: Claudiu Manoil &lt;claudiu.manoil@nxp.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
Signed-off-by: Vladimir Oltean &lt;vladimir.oltean@nxp.com&gt;
Message-Id: &lt;20210216224804.3355044-5-olteanv@gmail.com&gt;
Signed-off-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
Reviewed-by: Priyanka Jain &lt;priyanka.jain@nxp.com&gt;
</content>
</entry>
<entry>
<title>net: designware: add Amlogic Meson8b &amp; later glue driver</title>
<updated>2021-04-06T09:10:29Z</updated>
<author>
<name>Neil Armstrong</name>
<email>narmstrong@baylibre.com</email>
</author>
<published>2021-02-24T19:33:56Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=798424e8573a6b642a1bb507d41c1f73e6736e2e'/>
<id>urn:sha1:798424e8573a6b642a1bb507d41c1f73e6736e2e</id>
<content type='text'>
This adds a proper glue driver for the Designware DWMAC ethernet MAC IP
found in the Amlogic Meson8, GXBB, GXL, GXM, G12A, G12B &amp; SM1 SoCs.

This is aimed to replace the static ethernet link setup found on the board
init code for the Amlogic SoC based boards.

Tested on a libretech-cc (S905x Internal RMII 10/100 PHY) and Khadas VIM3 (A113d
with external 10/100/1000 RGMII PHY) to cover the most extreme setups.

Signed-off-by: Neil Armstrong &lt;narmstrong@baylibre.com&gt;
</content>
</entry>
<entry>
<title>net: add Amlogic Meson G12A MDIO MUX driver</title>
<updated>2021-04-06T09:10:29Z</updated>
<author>
<name>Neil Armstrong</name>
<email>narmstrong@baylibre.com</email>
</author>
<published>2021-02-24T16:31:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8120ce17bf66d1fd60b70959fdc4a759616b223b'/>
<id>urn:sha1:8120ce17bf66d1fd60b70959fdc4a759616b223b</id>
<content type='text'>
The Amlogic G12A &amp; compatible SoCs embeds a mux to either communicate with
the external PHY or the internal 10/100 PHY.

This adds support for this mux as a MDIO MUX device.

Signed-off-by: Neil Armstrong &lt;narmstrong@baylibre.com&gt;
Reviewed-by: Ramon Fried &lt;rfried.dev@gmail.com&gt;
</content>
</entry>
<entry>
<title>net: add MMIO Register MDIO MUX driver</title>
<updated>2021-04-06T09:10:29Z</updated>
<author>
<name>Neil Armstrong</name>
<email>narmstrong@baylibre.com</email>
</author>
<published>2021-02-24T14:02:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6c7bc9fec01f9883660dfb9e04cf29ea5abb3123'/>
<id>urn:sha1:6c7bc9fec01f9883660dfb9e04cf29ea5abb3123</id>
<content type='text'>
Add support for MMIO register MDIO muxes based on the Linux mdio-mux-mmioreg driver.

Signed-off-by: Neil Armstrong &lt;narmstrong@baylibre.com&gt;
Reviewed-by: Ramon Fried &lt;rfried.dev@gmail.com&gt;
</content>
</entry>
<entry>
<title>sh: Remove r7780mp board</title>
<updated>2021-02-15T15:16:23Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2021-02-10T17:51:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=215386e48c84bdd2a29bf9d22150f462954e9e8d'/>
<id>urn:sha1:215386e48c84bdd2a29bf9d22150f462954e9e8d</id>
<content type='text'>
This board has not been converted to CONFIG_DM by the deadline of v2020.01
and is missing other conversions which depend on this as well.  Remove it.

Patch-cc: Nobuhiro Iwamatsu &lt;iwamatsu.nobuhiro@renesas.com&gt;
Patch-cc: Nobuhiro Iwamatsu &lt;iwamatsu@nigauri.org&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>net: cortina_ni: Add eth support for Cortina Access CAxxxx SoCs</title>
<updated>2021-01-27T15:47:44Z</updated>
<author>
<name>Aaron Tseng</name>
<email>aaron.tseng@cortina-access.com</email>
</author>
<published>2021-01-14T21:34:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=febe13b438b3b02f0629f91f36928f3f300c7372'/>
<id>urn:sha1:febe13b438b3b02f0629f91f36928f3f300c7372</id>
<content type='text'>
Add Cortina Access Ethernet device driver for CAxxxx SoCs.
This driver supports both legacy and DM_ETH network models.

Signed-off-by: Aaron Tseng &lt;aaron.tseng@cortina-access.com&gt;
Signed-off-by: Alex Nemirovsky &lt;alex.nemirovsky@cortina-access.com&gt;
Signed-off-by: Abbie Chang &lt;abbie.chang@cortina-access.com&gt;

CC: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
CC: Abbie Chang &lt;abbie.chang@Cortina-Access.com&gt;
CC: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
</feed>
