<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/net/fm/eth.c, branch v2017.11</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/net/fm/eth.c?h=v2017.11</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/net/fm/eth.c?h=v2017.11'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2016-12-08T16:36:22Z</updated>
<entry>
<title>net: fman: fix 2.5G SGMII settings</title>
<updated>2016-12-08T16:36:22Z</updated>
<author>
<name>shaohui xie</name>
<email>shaohui.xie@nxp.com</email>
</author>
<published>2016-11-15T06:36:47Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bead08800a2f054a90849e0c244022013fbe0196'/>
<id>urn:sha1:bead08800a2f054a90849e0c244022013fbe0196</id>
<content type='text'>
The settings for 2.5G SGMII are wrong, which the 2.5G case is missed in
set_if_mode(), and the serdes PCS configuration are wrong, this patch uses
the correct settings took from Linux.

Signed-off-by: Shaohui Xie &lt;Shaohui.Xie@nxp.com&gt;
Acked-by: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
</content>
</entry>
<entry>
<title>net/fm: Add QSGMII PCS init</title>
<updated>2015-10-29T17:34:00Z</updated>
<author>
<name>Shaohui Xie</name>
<email>Shaohui.Xie@freescale.com</email>
</author>
<published>2015-10-26T11:47:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bc24611ca11e276194e1edbb71070699a98389c5'/>
<id>urn:sha1:bc24611ca11e276194e1edbb71070699a98389c5</id>
<content type='text'>
QSGMII PCS needed to be programmed same as SGMII PCS, and there are
four ports in QSGMII PCS, port 0, 1, 2, 3, all the four ports shared
port 0's MDIO controller, so when programming port 0, we continue to
program other three ports.

Signed-off-by: Shaohui Xie &lt;Shaohui.Xie@freescale.com&gt;
Signed-off-by: Mingkai Hu &lt;Mingkai.Hu@freescale.com&gt;
Signed-off-by: Gong Qianyu &lt;Qianyu.Gong@freescale.com&gt;
Reviewed-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>net: Move some header files to include/</title>
<updated>2015-10-29T17:34:00Z</updated>
<author>
<name>Shaohui Xie</name>
<email>Shaohui.Xie@freescale.com</email>
</author>
<published>2015-10-26T11:47:47Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8225b2fd877f148a7663b93db55b235062ad4667'/>
<id>urn:sha1:8225b2fd877f148a7663b93db55b235062ad4667</id>
<content type='text'>
The fsl_dtsec.h &amp; fsl_tgec.h &amp; fsl_fman.h can be shared on both ARM
and PPC, move it out of ppc to include/, and change the path in
drivers accordingly.

Signed-off-by: Shaohui Xie &lt;Shaohui.Xie@freescale.com&gt;
Signed-off-by: Gong Qianyu &lt;Qianyu.Gong@freescale.com&gt;
Reviewed-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>net: fm: bug fix when CONFIG_PHYLIB not defined</title>
<updated>2015-10-29T17:33:59Z</updated>
<author>
<name>Shaohui Xie</name>
<email>Shaohui.Xie@freescale.com</email>
</author>
<published>2015-10-26T11:47:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=29d8c814a593d9d1b7a7361b6961d681cff1e188'/>
<id>urn:sha1:29d8c814a593d9d1b7a7361b6961d681cff1e188</id>
<content type='text'>
codes related to phylib operations should be wrapped by CONFIG_PHYLIB.

Signed-off-by: Shaohui Xie &lt;Shaohui.Xie@freescale.com&gt;
Signed-off-by: Gong Qianyu &lt;Qianyu.Gong@freescale.com&gt;
Reviewed-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>net/fm: Make the return value logic consistent with convention</title>
<updated>2015-10-29T17:33:59Z</updated>
<author>
<name>Hou Zhiqiang</name>
<email>B48286@freescale.com</email>
</author>
<published>2015-10-26T11:47:45Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0f2cb9f5a0743f19a4c1d0f7e6506537dd6ef78d'/>
<id>urn:sha1:0f2cb9f5a0743f19a4c1d0f7e6506537dd6ef78d</id>
<content type='text'>
In convention, the '0' is a normal return value indicating there isn't
an error. While some functions of FMan IM driver treat '0' as an error
return value.

Signed-off-by: Hou Zhiqiang &lt;B48286@freescale.com&gt;
Signed-off-by: Gong Qianyu &lt;Qianyu.Gong@freescale.com&gt;
Reviewed-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>net/fm: Add support for 64-bit platforms</title>
<updated>2015-10-29T17:33:59Z</updated>
<author>
<name>Hou Zhiqiang</name>
<email>B48286@freescale.com</email>
</author>
<published>2015-10-26T11:47:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9fc29db116d147adbee0ad07b0e72a657f961305'/>
<id>urn:sha1:9fc29db116d147adbee0ad07b0e72a657f961305</id>
<content type='text'>
The FMan IM driver is developed for 32-bit platfroms and isn't
friendly to 64-bit platforms, so do the minimal refactor:

1. Refine the MURAM management and access.
2. Correct the initialization and operations for QDs and BDs.

Signed-off-by: Hou Zhiqiang &lt;B48286@freescale.com&gt;
Signed-off-by: Gong Qianyu &lt;Qianyu.Gong@freescale.com&gt;
Reviewed-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>net/fm: Fix the endian issue to support both endianness platforms</title>
<updated>2015-10-29T17:33:59Z</updated>
<author>
<name>Hou Zhiqiang</name>
<email>B48286@freescale.com</email>
</author>
<published>2015-10-26T11:47:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=648bde6d70ac94685ed454cb938e44454190f19a'/>
<id>urn:sha1:648bde6d70ac94685ed454cb938e44454190f19a</id>
<content type='text'>
The Frame Manager(FMan) is a big-endian peripheral, so the
registers, internal MURAM and BDs, which are allocated in main
memory and used to communication between core and FMan, should
be accessed in big-endian. The big-endian platforms can access
them directly as the code implemented so far, while for the
little-endian platforms it need to swap the byte-order.

Signed-off-by: Hou Zhiqiang &lt;B48286@freescale.com&gt;
Signed-off-by: Shaohui Xie &lt;Shaohui.Xie@freescale.com&gt;
Signed-off-by: Mingkai Hu &lt;Mingkai.Hu@freescale.com&gt;
Signed-off-by: Gong Qianyu &lt;Qianyu.Gong@freescale.com&gt;
Reviewed-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>qoriq eth.c bugfix: handle received corrupted frames correctly</title>
<updated>2015-08-11T18:46:16Z</updated>
<author>
<name>Daniel Inderbitzin</name>
<email>daniel.inderbitzin@crypto.ch</email>
</author>
<published>2015-07-10T12:06:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=466f775e02bcde5ea7454cd73ecf1a0f79275a30'/>
<id>urn:sha1:466f775e02bcde5ea7454cd73ecf1a0f79275a30</id>
<content type='text'>
The rxbd is not correctly handled in case of a frame physical error
(FPE) or frame size error (FSE). The rxbd must be cleared and
advanced in case of an error to avoid receive stall.

Signed-off-by: Daniel Inderbitzin &lt;daniel.inderbitzin@gmail.com&gt;
</content>
</entry>
<entry>
<title>net/memac_phy: reuse driver for little endian SoCs</title>
<updated>2015-04-23T15:55:57Z</updated>
<author>
<name>Shaohui Xie</name>
<email>Shaohui.Xie@freescale.com</email>
</author>
<published>2015-03-21T02:28:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cd348efa6c8c38cc95495a34d784f9ea159ca41d'/>
<id>urn:sha1:cd348efa6c8c38cc95495a34d784f9ea159ca41d</id>
<content type='text'>
The memac for PHY management on little endian SoCs is similar on big
endian SoCs, so we modify the driver by using I/O accessor function to
handle the endianness, so the driver can be reused on little endian
SoCs, we introduce CONFIG_SYS_MEMAC_LITTLE_ENDIAN for little endian
SoCs, if the CONFIG_SYS_MEMAC_LITTLE_ENDIAN is defined, the I/O access
is little endian, if not, the I/O access is big endian. Move fsl_memac.h
out of powerpc include.

Signed-off-by: Shaohui Xie &lt;Shaohui.Xie@freescale.com&gt;
Signed-off-by: York Sun &lt;yorksun@freescale.com&gt;
</content>
</entry>
<entry>
<title>net: cosmetic: Fix var naming net &lt;-&gt; eth drivers</title>
<updated>2015-04-18T17:11:33Z</updated>
<author>
<name>Joe Hershberger</name>
<email>joe.hershberger@ni.com</email>
</author>
<published>2015-04-08T06:41:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1fd92db83d399ff7918e51ba84bc73d2466b5eb6'/>
<id>urn:sha1:1fd92db83d399ff7918e51ba84bc73d2466b5eb6</id>
<content type='text'>
Update the naming convention used in the network stack functions and
variables that Ethernet drivers use to interact with it.

This cleans up the temporary hacks that were added to this interface
along with the DM support.

This patch has a few remaining checkpatch.pl failures that would be out
of the scope of this patch to fix (drivers that are in gross violation
of checkpatch.pl).

Signed-off-by: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
Acked-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
</feed>
