<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/net, branch v2023.10-rc2</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/net?h=v2023.10-rc2</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/net?h=v2023.10-rc2'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2023-08-03T13:40:50Z</updated>
<entry>
<title>net: mediatek: add support for MediaTek MT7988 SoC</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:17:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=93eb707c2825a63adf3fbea0e32bf928da495d23'/>
<id>urn:sha1:93eb707c2825a63adf3fbea0e32bf928da495d23</id>
<content type='text'>
This patch adds support for MediaTek MT7988.

MT7988 features MediaTek NETSYS v3, including three GMACs, and two
of them supports 10Gbps USXGMII.

MT7988 embeds a MT7531 switch (not MCM) which supports accessing
internal registers through MMIO instead of MDIO.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: mediatek: add support for NETSYS v3</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:17:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7628194d7a5dadea5c41d9c8ae90e4b683ec279a'/>
<id>urn:sha1:7628194d7a5dadea5c41d9c8ae90e4b683ec279a</id>
<content type='text'>
This patch adds support for NETSYS v3 hardware.
Comparing to NETSYS v2, NETSYS v3 has three GMACs.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: mediatek: add USXGMII support</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:17:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ba026ebe4664811f802a4e16253b449620b5e025'/>
<id>urn:sha1:ba026ebe4664811f802a4e16253b449620b5e025</id>
<content type='text'>
This patch adds support for USXGMII of SoC.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: mediatek: add support for GMAC/USB3 PHY mux mode for MT7981</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:17:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=585a1a44ee009ee27992a973057ab9b2c676386d'/>
<id>urn:sha1:585a1a44ee009ee27992a973057ab9b2c676386d</id>
<content type='text'>
MT7981 has its GMAC2 PHY shared with USB3. To enable GMAC2, mux
register must be set to connect the SGMII phy to GMAC2.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: mediatek: add support for SGMII 1Gbps auto-negotiation mode</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:17:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bd70f3cea3533b46759eef351c5e1759051db0d8'/>
<id>urn:sha1:bd70f3cea3533b46759eef351c5e1759051db0d8</id>
<content type='text'>
Existing SGMII support of mtk-eth is actually a MediaTek-specific
2.5Gbps high-speed SGMII (HSGMII) which does not support
auto-negotiation mode.

This patch adds SGMII 1Gbps auto-negotiation mode and rename the
existing HSGMII to 2500basex.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: mediatek: add missing static qualifier</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:17:07Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=159458d32c6ef476fc4c42c43eeeaa3923879aa9'/>
<id>urn:sha1:159458d32c6ef476fc4c42c43eeeaa3923879aa9</id>
<content type='text'>
mt7531_mmd_ind_read and mt753x_switch_init are defined without static.
Since they're not used outside this file, we should add them back.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;

fixup to add static qualifier
</content>
</entry>
<entry>
<title>net: mediatek: fix direct MDIO clause 45 access via SoC</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:17:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c94ad0091714602b8dcff24763f80600a72bc8d1'/>
<id>urn:sha1:c94ad0091714602b8dcff24763f80600a72bc8d1</id>
<content type='text'>
The original direct MDIO clause 45 access via SoC is missing the
data output. This patch adds it back to ensure MDIO clause 45 can
work properly for external PHYs.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: mediatek: optimize the switch reset delay wait time</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:16:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c41a058fb2a3405a36d70274d8415957e46fa0d6'/>
<id>urn:sha1:c41a058fb2a3405a36d70274d8415957e46fa0d6</id>
<content type='text'>
Not all switches requires 1 second delay after deasserting reset.
MT7531 requires only maximum 200ms.

This patch defines dedicated reset wait time for each switch chip, and will
significantly improve the boot time for boards using MT7531.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: mediatek: connect switch to PSE only when starting eth is requested</title>
<updated>2023-08-03T13:40:50Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2023-07-19T09:16:54Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c73d38719fad3548b6931cc9555d4420584e9a4d'/>
<id>urn:sha1:c73d38719fad3548b6931cc9555d4420584e9a4d</id>
<content type='text'>
So far the switch is initialized in probe stage and is connected to PSE
unconditionally. This will cause all packets being flooded to PSE and may
cause PSE hang before entering linux.

This patch changes the connection between switch and PSE:
- Still initialize switch in probe stage, but disconnect it with PSE
- Connect switch with PSE on eth start
- Disconnect on eth stop

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>net: rtl8169: Add one device ID 0x8161</title>
<updated>2023-08-02T03:02:32Z</updated>
<author>
<name>Minda Chen</name>
<email>minda.chen@starfivetech.com</email>
</author>
<published>2023-07-20T11:37:28Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ff8590a225d86b457e1aa2807fedffba5fc8bd4c'/>
<id>urn:sha1:ff8590a225d86b457e1aa2807fedffba5fc8bd4c</id>
<content type='text'>
Add rtl8169 NIC device ID and reorder the device ID.

Signed-off-by: Minda Chen &lt;minda.chen@starfivetech.com&gt;
Reviewed-by: Ramon Fried &lt;rfried.dev@gmail.com&gt;
Reviewed-by: Leo Yu-Chi Liang &lt;ycliang@andestech.com&gt;
</content>
</entry>
</feed>
