<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/pinctrl/Kconfig, branch v2017.09</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/pinctrl/Kconfig?h=v2017.09</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/pinctrl/Kconfig?h=v2017.09'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2017-07-31T15:22:53Z</updated>
<entry>
<title>dm: Kconfig: fix typo in help for SPL_PINCTRL</title>
<updated>2017-07-31T15:22:53Z</updated>
<author>
<name>Philipp Tomsich</name>
<email>philipp.tomsich@theobroma-systems.com</email>
</author>
<published>2017-07-26T10:27:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0fa0abecfc1051b624aff3008a728abe41127b67'/>
<id>urn:sha1:0fa0abecfc1051b624aff3008a728abe41127b67</id>
<content type='text'>
Changes 'controlloers' to 'controllers' in the help-text for
SPL_PINCTRL.

Signed-off-by: Philipp Tomsich &lt;philipp.tomsich@theobroma-systems.com&gt;
</content>
</entry>
<entry>
<title>rockchip: rk322x: add pinctrl driver</title>
<updated>2017-07-11T10:13:46Z</updated>
<author>
<name>Kever Yang</name>
<email>kever.yang@rock-chips.com</email>
</author>
<published>2017-06-23T09:17:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5cc9d31a79fecfaacfdbc9c566b6df35765100f8'/>
<id>urn:sha1:5cc9d31a79fecfaacfdbc9c566b6df35765100f8</id>
<content type='text'>
Add init pinctrl driver support for:
- i2c;
- spi;
- uart;
- pwm;
- emmc/sdmmc;

Signed-off-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
Reviewed-by: Philipp Tomsich &lt;philipp.tomsich@theobroma-systems.com&gt;
</content>
</entry>
<entry>
<title>stm32: stm32f7: add spl build support</title>
<updated>2017-06-09T15:23:55Z</updated>
<author>
<name>Vikas Manocha</name>
<email>vikas.manocha@st.com</email>
</author>
<published>2017-05-28T19:55:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b97476965bf292c13074e01de4bd39253de0ef66'/>
<id>urn:sha1:b97476965bf292c13074e01de4bd39253de0ef66</id>
<content type='text'>
This commit supports booting from stm32 internal nor flash. spl U-Boot
initializes the sdram memory, copies next image (e.g. standard U-Boot)
to sdram &amp; then jumps to entry point.

Here are the flash memory addresses for U-Boot-spl &amp; standard U-Boot:
	- spl U-Boot		: 0x0800_0000
	- standard U-Boot	: 0x0800_8000

To compile u-boot without spl: Remove SUPPORT_SPL configuration
(arch/arm/mach-stm32/Kconfig)

Signed-off-by: Vikas Manocha &lt;vikas.manocha@st.com&gt;
[trini: Rework Kconfig logic a bit]
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>rockchip: pinctrl: Add rv1108 pinctrl driver</title>
<updated>2017-06-07T13:29:24Z</updated>
<author>
<name>Andy Yan</name>
<email>andy.yan@rock-chips.com</email>
</author>
<published>2017-06-01T10:00:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=09aa7c468cd3f93c2eb9286bbdb163c914d3c2ae'/>
<id>urn:sha1:09aa7c468cd3f93c2eb9286bbdb163c914d3c2ae</id>
<content type='text'>
Add pinctrl support for Rockchip rv1108 soc

Signed-off-by: Andy Yan &lt;andy.yan@rock-chips.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>rockchip: rk3368: Add pinctrl driver</title>
<updated>2017-06-07T13:29:19Z</updated>
<author>
<name>Andy Yan</name>
<email>andy.yan@rock-chips.com</email>
</author>
<published>2017-05-15T09:50:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=27600a583725ed0fa9cd4755a86ed0051bfb8c67'/>
<id>urn:sha1:27600a583725ed0fa9cd4755a86ed0051bfb8c67</id>
<content type='text'>
Add driver to support iomux setup for the most commonly
used peripherals on rk3368.

Signed-off-by: Andy Yan &lt;andy.yan@rock-chips.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>aspeed: AST2500 Pinctrl Driver</title>
<updated>2017-05-08T15:57:33Z</updated>
<author>
<name>maxims@google.com</name>
<email>maxims@google.com</email>
</author>
<published>2017-04-17T19:00:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4f0e44e46615e3c827dcd1ec59677be1058d394c'/>
<id>urn:sha1:4f0e44e46615e3c827dcd1ec59677be1058d394c</id>
<content type='text'>
This driver uses Generic Pinctrl framework and is compatible with
the Linux driver for ast2500: it uses the same device tree
configuration.

Not all pins are supported by the driver at the moment, so it actually
compatible with ast2400. In general, however, there are differences that
in the future would be easier to maintain separately.

Signed-off-by: Maxim Sloyko &lt;maxims@google.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: Kconfig: sort pinctrl config options to prevent future clutter</title>
<updated>2017-04-27T20:49:04Z</updated>
<author>
<name>Philipp Tomsich</name>
<email>philipp.tomsich@theobroma-systems.com</email>
</author>
<published>2017-04-19T14:46:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=51c7f34809dab20e16316a5c4556fbb88c6905a8'/>
<id>urn:sha1:51c7f34809dab20e16316a5c4556fbb88c6905a8</id>
<content type='text'>
This originally started out as
     "pinctrl: Kconfig: reorder to keep Rockchip options together"
and tried to keep the Rockchip-related config options together.

However, we now rewrite all chip-specific driver selections to start
with CONFIG_PINCTRL_ (with the inadvertent changes to related
Makefiles) and sort those alphabetically. And as this already means
touching most of the file, we also reformat the help text to not exceed
80 characters (but make full use of those 80 characters).

Signed-off-by: Philipp Tomsich &lt;philipp.tomsich@theobroma-systems.com&gt;
Acked-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: at91: add pinctrl driver</title>
<updated>2017-04-13T20:44:50Z</updated>
<author>
<name>Wenyou Yang</name>
<email>wenyou.yang@atmel.com</email>
</author>
<published>2017-03-23T04:44:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9319a756fffb0aae21adcd7caf8674411a22c165'/>
<id>urn:sha1:9319a756fffb0aae21adcd7caf8674411a22c165</id>
<content type='text'>
AT91 PIO controller is a combined gpio-controller, pin-mux and
pin-config module. The peripheral's pins are assigned through
per-pin based muxing logic.

Each SoC will have to describe the its limitation and pin
configuration via device tree. This will allow to do not need
to touch the C code when adding new SoC if the IP version is
supported.

Signed-off-by: Wenyou Yang &lt;wenyou.yang@atmel.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>rockchip: pinctrl: use per-SoC option names for Kconfig</title>
<updated>2017-04-05T02:01:57Z</updated>
<author>
<name>Philipp Tomsich</name>
<email>philipp.tomsich@theobroma-systems.com</email>
</author>
<published>2017-03-17T19:41:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f3f1af939e950850e28a56e1e500c46e7d433769'/>
<id>urn:sha1:f3f1af939e950850e28a56e1e500c46e7d433769</id>
<content type='text'>
The config options for pinctrl on the RK3188, RK3288, RK3328 and
RK3399 previously showed up in menuconfig with the generic string
descriptor "Rockchip pin control driver" requiring one to look through
the help/full description to identify which chip each menu entry was
for.

This change renames each option with the chip-name in the description
string to make it easy to identify the configuration options in
menuconfig.

Signed-off-by: Philipp Tomsich &lt;philipp.tomsich@theobroma-systems.com&gt;
Reviewed-by: Heiko Stuebner &lt;heiko@sntech.de&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>Add single register pin controller driver</title>
<updated>2017-03-26T19:23:42Z</updated>
<author>
<name>Felix Brack</name>
<email>fb@ltec.ch</email>
</author>
<published>2017-03-22T10:26:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=44d5c371a63e56eb53866b645e75396fa1d95510'/>
<id>urn:sha1:44d5c371a63e56eb53866b645e75396fa1d95510</id>
<content type='text'>
This patch adds a pin controller driver supporting devices
using a single configuration register per pin.
Signed-off-by: Felix Brack &lt;fb@ltec.ch&gt;
</content>
</entry>
</feed>
