<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/pinctrl/uniphier, branch v2017.03</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/pinctrl/uniphier?h=v2017.03</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/pinctrl/uniphier?h=v2017.03'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2017-02-22T23:37:56Z</updated>
<entry>
<title>pinctrl: uniphier: support pin configuration</title>
<updated>2017-02-22T23:37:56Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2017-02-12T09:21:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6a6b9d5dfdd1c1332697980bc17e8d3f1b77e75d'/>
<id>urn:sha1:6a6b9d5dfdd1c1332697980bc17e8d3f1b77e75d</id>
<content type='text'>
Support the following DT properties:
  "bias-disable"
  "bias-pull-up"
  "bias-pull-down"
  "bias-pull-pin-default"
  "input-enable"
  "input-disable"

My main motivation is to support pull up/down biasing.  For Pro5 and
later SoCs, the pupdctrl register number is the same as the pinmux
number, so this feature can be supported without having big pin
tables.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: support UniPhier PXs3 pinctrl driver</title>
<updated>2017-01-22T07:49:34Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2017-01-21T09:05:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7434bfa0e32c3c612f709d5736c5d4199a68f25f'/>
<id>urn:sha1:7434bfa0e32c3c612f709d5736c5d4199a68f25f</id>
<content type='text'>
Add pin configuration and pinmux support for UniPhier PXs3 SoC.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: fix Ethernet (RMII) pin-mux setting for LD20</title>
<updated>2017-01-17T16:24:14Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2017-01-17T12:07:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2cfa35c47b9c9b80c8ff084f55391a03fd575956'/>
<id>urn:sha1:2cfa35c47b9c9b80c8ff084f55391a03fd575956</id>
<content type='text'>
Fix the pin-mux values for the MDC, MDIO, MDIO_INTL, PHYRSTL pins.

Fixes: fc9da85c6059 ("pinctrl: uniphier: add Ethernet pin-mux settings")
Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: fix unused-const-variable warnings for GCC 6.x</title>
<updated>2016-10-18T05:06:46Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-10-09T14:52:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=935e09cdcb6d6dfa41f4cd8c8a69da52ef6850ed'/>
<id>urn:sha1:935e09cdcb6d6dfa41f4cd8c8a69da52ef6850ed</id>
<content type='text'>
Marek reports warnings in UniPhier pinctrl drivers when compiled by
GCC 6.x, like:

  drivers/pinctrl/uniphier/pinctrl-uniphier-ld20.c:58:18: warning:
  'usb3_muxvals' defined but not used [-Wunused-const-variable=]
   static const int usb3_muxvals[] = {0, 0};
                    ^~~~~~~~~~~~

My intention here is to compile minimum set of pin data for SPL to
save memory footprint, but GCC these days is clever enough to notice
unused data arrays.

We can fix it by sprinkling around __maybe_unused on those arrays,
but I did not do that because they are counterparts of the pinctrl
drivers in Linux.  All the pin data were just copy-pasted from Linux
and are kept in sync for maintainability.

I chose a bit tricky way to fix the issue; calculate ARRAY_SIZE of
*_pins and *_muxvals and set their sum to an unused struct member.
This trick will satisfy GCC because the data arrays are used anyway,
but such data arrays will be dropped from the final binary because
the pointers to them are not used.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
Reported-by: Marek Vasut &lt;marex@denx.de&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: add UniPhier sLD3 pinctrl driver</title>
<updated>2016-09-18T14:10:17Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-09-16T18:32:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=24572db90964fa93b721343ac405ee87f2c5ce2b'/>
<id>urn:sha1:24572db90964fa93b721343ac405ee87f2c5ce2b</id>
<content type='text'>
Add pin-mux support for UniPhier sLD3 SoC.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: support 4bit-width pin-mux register capability</title>
<updated>2016-09-18T14:10:11Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-09-16T18:32:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bbb119800f5ce8a291d707fd1a8e753959a93fd1'/>
<id>urn:sha1:bbb119800f5ce8a291d707fd1a8e753959a93fd1</id>
<content type='text'>
On LD4 SoC or later, the pin-mux registers are 8bit wide, while 4bit
wide on sLD3 SoC.  Support it for the sLD3 pinctrl driver.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: move register base macros from header to .c file</title>
<updated>2016-09-14T13:54:19Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-09-13T16:06:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cdc7e3cb32d5117f775268f8e9fd99d7855e70af'/>
<id>urn:sha1:cdc7e3cb32d5117f775268f8e9fd99d7855e70af</id>
<content type='text'>
These macros are only referenced in pinctrl-uniphier-core.c, so
they need not reside in a header file.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: add System Bus pin-mux settings</title>
<updated>2016-09-14T13:54:19Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-09-13T16:06:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=865a39a23f4ffba036336bb84a3c30c6fb25d89f'/>
<id>urn:sha1:865a39a23f4ffba036336bb84a3c30c6fb25d89f</id>
<content type='text'>
This is needed to get access to UniPhier System Bus (external bus).

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>ARM: uniphier: use (devm_)ioremap() instead of map_sysmem()</title>
<updated>2016-07-23T15:13:10Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-07-19T12:56:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4e3d84066e09c9ab6cee2102db7a2c51090962a4'/>
<id>urn:sha1:4e3d84066e09c9ab6cee2102db7a2c51090962a4</id>
<content type='text'>
This does not have much impact on behavior, but makes code look more
more like Linux.  The use of devm_ioremap() often helps to delete
.remove callbacks entirely.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: uniphier: add Ethernet pin-mux settings</title>
<updated>2016-07-01T20:44:30Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-06-29T10:39:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=fc9da85c6059fa204498c55c61b7dfa2ebf7fff8'/>
<id>urn:sha1:fc9da85c6059fa204498c55c61b7dfa2ebf7fff8</id>
<content type='text'>
Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
</feed>
