<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/ram/sifive, branch v2020.10</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/ram/sifive?h=v2020.10</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/ram/sifive?h=v2020.10'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-08-25T01:33:16Z</updated>
<entry>
<title>ram: sifive: Fix compiler warnings for 32-bit</title>
<updated>2020-08-25T01:33:16Z</updated>
<author>
<name>Bin Meng</name>
<email>bin.meng@windriver.com</email>
</author>
<published>2020-08-18T08:09:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3ab260105214d56a419c84e6dacbb8ae514548f1'/>
<id>urn:sha1:3ab260105214d56a419c84e6dacbb8ae514548f1</id>
<content type='text'>
priv-&gt;info.size is of type 'size_t' but the length modifier is l.
Fix this by casting priv-&gt;info.size. Note 'z' cannot be used as
the modifier as SPL does not support that.

Signed-off-by: Bin Meng &lt;bin.meng@windriver.com&gt;
Reviewed-by: Rick Chen &lt;rick@andestech.com&gt;
Reviewed-by: Pragnesh Patel &lt;pragnesh.patel@openfive.com&gt;
</content>
</entry>
<entry>
<title>ram: sifive: Avoid using hardcoded ram base and size</title>
<updated>2020-07-24T06:56:29Z</updated>
<author>
<name>Bin Meng</name>
<email>bin.meng@windriver.com</email>
</author>
<published>2020-07-20T06:06:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ecb70bdb9f12b694e3a50895a759119b3fc27507'/>
<id>urn:sha1:ecb70bdb9f12b694e3a50895a759119b3fc27507</id>
<content type='text'>
At present the SiFive FU540 RAM driver uses hard-coded memory base
address and size to initialize the DDR controller. This may not be
true when this driver is used on another board based on FU540.

Update the driver to read the memory information from DT and use
that during the initialization.

Signed-off-by: Bin Meng &lt;bin.meng@windriver.com&gt;
Reviewed-by: Leo Liang &lt;ycliang@andestech.com&gt;
Reviewed-by: Pragnesh Patel &lt;pragnesh.patel@sifive.com&gt;
</content>
</entry>
<entry>
<title>sifive: fu540: add ddr driver</title>
<updated>2020-06-04T01:44:08Z</updated>
<author>
<name>Pragnesh Patel</name>
<email>pragnesh.patel@sifive.com</email>
</author>
<published>2020-05-29T06:03:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c514a94abf5aa997508ba072b90318ec10655193'/>
<id>urn:sha1:c514a94abf5aa997508ba072b90318ec10655193</id>
<content type='text'>
Add driver for fu540 to support ddr initialization in SPL.
This driver is based on FSBL
(https://github.com/sifive/freedom-u540-c000-bootloader.git)

Signed-off-by: Pragnesh Patel &lt;pragnesh.patel@sifive.com&gt;
Tested-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
</feed>
