<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/reset/Kconfig, branch v2020.10</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/reset/Kconfig?h=v2020.10</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/reset/Kconfig?h=v2020.10'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-08-04T01:19:41Z</updated>
<entry>
<title>configs: reset: fu540: enable dm reset framework for SiFive</title>
<updated>2020-08-04T01:19:41Z</updated>
<author>
<name>Sagar Shrikant Kadam</name>
<email>sagar.kadam@sifive.com</email>
</author>
<published>2020-07-29T09:36:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ed50d3fae49b9dad58674b6609913beeac824e42'/>
<id>urn:sha1:ed50d3fae49b9dad58674b6609913beeac824e42</id>
<content type='text'>
Add necessary defconfig and Kconfig entries to enable SiFive SoC's
reset driver so as to utilise U-Boot's reset framework.

Signed-off-by: Sagar Shrikant Kadam &lt;sagar.kadam@sifive.com&gt;
Reviewed-by: Pragnesh Patel &lt;Pragnesh.patel@sifive.com&gt;
Reviewed-by: Bin Meng &lt;bin.meng@windriver.com&gt;
Tested-by: Bin Meng &lt;bin.meng@windriver.com&gt;
</content>
</entry>
<entry>
<title>reset: Add Raspberry Pi 4 firmware reset controller</title>
<updated>2020-07-10T09:49:28Z</updated>
<author>
<name>Nicolas Saenz Julienne</name>
<email>nsaenzjulienne@suse.de</email>
</author>
<published>2020-06-29T16:37:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f676eb217bdff3bd734a42c8f9bbc58c9100055c'/>
<id>urn:sha1:f676eb217bdff3bd734a42c8f9bbc58c9100055c</id>
<content type='text'>
Raspberry Pi 4's co-processor controls some of the board's HW
initialization process, but it's up to Linux to trigger it when
relevant. Introduce a reset controller capable of interfacing with
RPi4's co-processor that models these firmware initialization routines as
reset lines.

Signed-off-by: Nicolas Saenz Julienne &lt;nsaenzjulienne@suse.de&gt;
Signed-off-by: Matthias Brugger &lt;mbrugger@suse.com&gt;
</content>
</entry>
<entry>
<title>reset: Add generic reset driver</title>
<updated>2020-07-01T07:01:21Z</updated>
<author>
<name>Sean Anderson</name>
<email>seanga2@gmail.com</email>
</author>
<published>2020-06-24T10:41:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=038b13ee8134ba755a323732f3b2b838b9dc17a4'/>
<id>urn:sha1:038b13ee8134ba755a323732f3b2b838b9dc17a4</id>
<content type='text'>
This patch adds a generic reset driver. It is designed to be useful when
one has a register in a regmap which contains bits that reset other
devices. I thought this seemed like a very generic use, so here is a
generic driver. The overall structure has been modeled on the syscon-reboot
driver.

Signed-off-by: Sean Anderson &lt;seanga2@gmail.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>drivers/reset/Kconfig: fix typo</title>
<updated>2020-05-15T18:47:35Z</updated>
<author>
<name>Trevor Woerner</name>
<email>twoerner@gmail.com</email>
</author>
<published>2020-05-06T12:02:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1bc5d3a568efe2e0337760c72e78961bf380ba34'/>
<id>urn:sha1:1bc5d3a568efe2e0337760c72e78961bf380ba34</id>
<content type='text'>
Signed-off-by: Trevor Woerner &lt;twoerner@gmail.com&gt;
</content>
</entry>
<entry>
<title>rename symbol: CONFIG_STM32 -&gt; CONFIG_ARCH_STM32</title>
<updated>2020-05-15T18:47:35Z</updated>
<author>
<name>Trevor Woerner</name>
<email>twoerner@gmail.com</email>
</author>
<published>2020-05-06T12:02:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=71f6354b0e3a098ddbddd7c59bbfda4c60c88381'/>
<id>urn:sha1:71f6354b0e3a098ddbddd7c59bbfda4c60c88381</id>
<content type='text'>
Have this symbol follow the pattern of all other such symbols.

Signed-off-by: Trevor Woerner &lt;twoerner@gmail.com&gt;
</content>
</entry>
<entry>
<title>ARC: HSDK: introduce reset driver</title>
<updated>2019-11-01T13:45:40Z</updated>
<author>
<name>Eugeniy Paltsev</name>
<email>Eugeniy.Paltsev@synopsys.com</email>
</author>
<published>2019-10-08T16:29:30Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c597e248d9794ab40f68586bfa9e3596949df44b'/>
<id>urn:sha1:c597e248d9794ab40f68586bfa9e3596949df44b</id>
<content type='text'>
Introduce reset driver for Synopsys ARC HSDK SoC

Signed-off-by: Eugeniy Paltsev &lt;Eugeniy.Paltsev@synopsys.com&gt;
Signed-off-by: Alexey Brodkin &lt;abrodkin@synopsys.com&gt;
</content>
</entry>
<entry>
<title>reset: add reset controller driver for MediaTek MIPS platform</title>
<updated>2019-10-25T15:20:44Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2019-09-25T09:45:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f7ae6b682c42a82a38ebeb3ea4a20f23ca623563'/>
<id>urn:sha1:f7ae6b682c42a82a38ebeb3ea4a20f23ca623563</id>
<content type='text'>
This patch adds reset controller driver for MediaTek MIPS platform and
header file for mt7628.

Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>imx: add support for i.MX7/i.MX8MQ reset controller</title>
<updated>2019-10-08T14:36:36Z</updated>
<author>
<name>Patrick Wildt</name>
<email>patrick@blueri.se</email>
</author>
<published>2019-10-03T14:08:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6300dc4c61c9eccc9960bd9cd9b163032992fb4a'/>
<id>urn:sha1:6300dc4c61c9eccc9960bd9cd9b163032992fb4a</id>
<content type='text'>
Add support for the reset controller that's used on the i.MX7D
and i.MX8MQ.  This will be needed to be able to assert the PCIe
reset pins.  Bindings taken from Linux, driver implementation
mostly taken from Linux and adjusted to U-Boot infrastructure.

Signed-off-by: Patrick Wildt &lt;patrick@blueri.se&gt;
Reviewed-by: Fabio Estevam &lt;festevam@gmail.com&gt;
</content>
</entry>
<entry>
<title>reset: add reset driver for HiSilicon platform</title>
<updated>2019-04-23T21:57:24Z</updated>
<author>
<name>Shawn Guo</name>
<email>shawn.guo@linaro.org</email>
</author>
<published>2019-03-20T07:32:39Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f5e6c168c174cff74201ef58d99b27229ca0e4c2'/>
<id>urn:sha1:f5e6c168c174cff74201ef58d99b27229ca0e4c2</id>
<content type='text'>
It adds a Driver Model compatible reset driver for HiSlicon platform.
The driver implements a custom .of_xlate function, and uses .data field
as reset register offset and .id field as bit shift.

Signed-off-by: Shawn Guo &lt;shawn.guo@linaro.org&gt;
Acked-by: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
</content>
</entry>
<entry>
<title>reset: Add Allwinner RESET driver</title>
<updated>2019-01-18T16:49:08Z</updated>
<author>
<name>Jagan Teki</name>
<email>jagan@amarulasolutions.com</email>
</author>
<published>2019-01-18T16:48:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=99ba4308701c51dcf425dbef42c6f87fcc9c42a2'/>
<id>urn:sha1:99ba4308701c51dcf425dbef42c6f87fcc9c42a2</id>
<content type='text'>
Add common reset driver for all Allwinner SoC's.

Since CLK and RESET share common DT compatible, it is CLK driver
job is to bind the reset driver. So add CLK bind call on respective
SoC driver by passing ccu map descriptor so-that reset deassert,
deassert operations held based on ccu reset table defined from
CLK driver.

Select DM_RESET via CLK_SUNXI, this make hidden section of RESET
since CLK and RESET share common DT compatible and code.

Signed-off-by: Jagan Teki &lt;jagan@amarulasolutions.com&gt;
Acked-by: Maxime Ripard &lt;maxime.ripard@bootlin.com&gt;
</content>
</entry>
</feed>
