<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/serial/Makefile, branch v2022.10</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/serial/Makefile?h=v2022.10</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/serial/Makefile?h=v2022.10'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2022-07-07T13:29:08Z</updated>
<entry>
<title>arm: Remove PXA architecture support</title>
<updated>2022-07-07T13:29:08Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2022-06-25T15:02:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a457ebd78684ba0dba18b1bb5564331f47c180ed'/>
<id>urn:sha1:a457ebd78684ba0dba18b1bb5564331f47c180ed</id>
<content type='text'>
With the last platform for this architecture removed, remove the rest of
the architecture support as well.

Cc: Marek Vasut &lt;marex@denx.de&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>serial: npcm: Add support for Nuvoton NPCM SoCs</title>
<updated>2022-05-05T13:28:47Z</updated>
<author>
<name>Jim Liu</name>
<email>jim.t90615@gmail.com</email>
</author>
<published>2022-04-19T05:32:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6f6a0b74d65091b302553b16350c32438acddfb7'/>
<id>urn:sha1:6f6a0b74d65091b302553b16350c32438acddfb7</id>
<content type='text'>
Add Nuvoton BMC NPCM7xx/NPCM8xx uart driver

Signed-off-by: Jim Liu &lt;JJLIU0@nuvoton.com&gt;
Signed-off-by: Stanley Chu &lt;yschu@nuvoton.com&gt;
</content>
</entry>
<entry>
<title>rockchip: serial: Kconfig: allow ROCKCHIP_SERIAL enabled in TPL</title>
<updated>2022-04-18T03:25:13Z</updated>
<author>
<name>Johan Jonker</name>
<email>jbx6244@gmail.com</email>
</author>
<published>2022-04-09T16:55:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9ee6c0766da8bb95c50a12bd774081bcdb0cdedb'/>
<id>urn:sha1:9ee6c0766da8bb95c50a12bd774081bcdb0cdedb</id>
<content type='text'>
The serial_rockchip.c driver converts platdata to the data structure
used in the ns16550.c file and then calls the function
ns16550_serial_probe().
When compiled with OF_REAL the serial_rockchip.c driver returns
now -ENODEV when probed and does no harm.
The config ROCKCHIP_SERIAL is currently depends on SPL_OF_PLATDATA.
Allow serial port use for both SPL and TPL by removing this
dependency and SPL_BUILD restriction.

Signed-off-by: Johan Jonker &lt;jbx6244@gmail.com&gt;
Reviewed-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
</content>
</entry>
<entry>
<title>serial: Add semihosting driver</title>
<updated>2022-04-01T19:03:13Z</updated>
<author>
<name>Sean Anderson</name>
<email>sean.anderson@seco.com</email>
</author>
<published>2022-03-22T20:59:24Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=74d11d37e2d33c616748d5572fd5718944826d17'/>
<id>urn:sha1:74d11d37e2d33c616748d5572fd5718944826d17</id>
<content type='text'>
This adds a serial driver which uses semihosting calls to read and write
to the host's console. For convenience, if CONFIG_DM_SERIAL is enabled,
we will instantiate a serial driver. This allows users to enable this
driver (which has no physical device) without modifying their device
trees or board files. We also implement a non-DM driver for SPL, or for
much faster output in U-Boot proper.

There are three ways to print to the console:

Method              Baud
================== =====
smh_putc in a loop   170
smh_puts            1600
smh_write with :tt 20000
================== =====

These speeds were measured using a 175 character message with a J-Link
adapter. For reference, U-Boot typically prints around 2700 characters
during boot on this board. There are two major factors affecting the
speed of these functions. First, each breakpoint incurs a delay. Second,
each debugger memory transaction incurs a delay. smh_putc has a
breakpoint and memory transaction for every character. smh_puts has one
breakpoint, but still has to use a transaction for every character. This
is because we don't know the length up front, so OpenOCD has to check if
each character is nul. smh_write has only one breakpoint and one memory
transfer.

DM serial drivers can only implement a putc interface, so we are stuck
with the slowest API. Non-DM drivers can implement puts, which is vastly
more efficient. When the driver starts up, we try to open :tt. Since
this is an extension, this may fail. If it does, we fall back to
smh_puts. We don't check :semihosting-features, since there are
nonconforming implementations (OpenOCD) which don't implement it (but
*do* implement :tt).

Some semihosting implementations (QEMU) don't handle READC properly. To
work around this, we try to use open/read (much like for stdin) if
possible.

There is no non-blocking I/O available, so we don't implement pending.
This will cause __serial_tstc to always return true. If
CONFIG_SERIAL_RX_BUFFER is enabled, _serial_tstc will try and read
characters forever. To avoid this, we depend on this config being
disabled.

Signed-off-by: Sean Anderson &lt;sean.anderson@seco.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>serial: Add RISC-V HTIF console driver</title>
<updated>2022-02-10T03:18:12Z</updated>
<author>
<name>Anup Patel</name>
<email>apatel@ventanamicro.com</email>
</author>
<published>2022-01-27T06:11:07Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d6ba787e32cff82b6191c59e012ffc01a8e45604'/>
<id>urn:sha1:d6ba787e32cff82b6191c59e012ffc01a8e45604</id>
<content type='text'>
Quite a few RISC-V emulators and ISS (including Spike) have host
transfer interface (HTIF) based console. This patch adds HTIF
based console driver for RISC-V platforms which depends totally
on DT node for HTIF register base address.

Signed-off-by: Anup Patel &lt;apatel@ventanamicro.com&gt;
Reviewed-by: Philipp Tomsich &lt;philipp.tomsich@vrull.eu&gt;
Reviewed-by: Rick Chen &lt;rick@andestech.com&gt;
Tested-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>serial: qcom: add support for GENI serial driver</title>
<updated>2021-10-31T12:46:44Z</updated>
<author>
<name>Dzmitry Sankouski</name>
<email>dsankouski@gmail.com</email>
</author>
<published>2021-10-17T10:44:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=324df15a292e938d9341df94e2192a4a465c714e'/>
<id>urn:sha1:324df15a292e938d9341df94e2192a4a465c714e</id>
<content type='text'>
Generic Interface (GENI) Serial Engine (SE) based uart
can be found on newer qualcomm SOCs, starting from SDM845.
Tested on Samsung SM-G9600(starqltechn)
by chain-loading u-boot with stock bootloader.

Signed-off-by: Dzmitry Sankouski &lt;dsankouski@gmail.com&gt;
Cc: Ramon Fried &lt;rfried.dev@gmail.com&gt;
Cc: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>serial: Add a debug console using the RISC-V SBI interface</title>
<updated>2021-10-07T08:08:23Z</updated>
<author>
<name>Samuel Holland</name>
<email>samuel@sholland.org</email>
</author>
<published>2021-09-12T15:56:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=41f7be733444b9221c828ee9c7c22cddfac5a28c'/>
<id>urn:sha1:41f7be733444b9221c828ee9c7c22cddfac5a28c</id>
<content type='text'>
The RISC-V SBI interface v0.1 provides a function for printing a
character to the console. Even though SBI v0.1 functions are deprecated,
the SBI console is quite useful for early debugging, because it works
without any dcache, memory, or MMIO access in S mode.

Signed-off-by: Samuel Holland &lt;samuel@sholland.org&gt;
Reviewed-by: Sean Anderson &lt;seanga2@gmail.com&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>arm: Remove edb9315a board</title>
<updated>2021-07-08T02:22:42Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2021-05-22T12:47:08Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bc08dc563e4e79f7fd06a6e81acfd2d570961a8d'/>
<id>urn:sha1:bc08dc563e4e79f7fd06a6e81acfd2d570961a8d</id>
<content type='text'>
These boards have not been converted to CONFIG_DM_USB by the deadline
and is also missing conversion to CONFIG_DM.  Remove it.

This is also the last PL010_SERIAL using board, so remove those
references.

Cc: Sergey Kostanbaev &lt;sergey.kostanbaev@fairwaves.ru&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>serial: serial_octeon_bootcmd.c: Add PCI remote console support</title>
<updated>2021-04-23T19:22:55Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2021-04-07T07:12:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f1054661e50fc553bf049c7134c58c46fdb50285'/>
<id>urn:sha1:f1054661e50fc553bf049c7134c58c46fdb50285</id>
<content type='text'>
This patch adds the PCI bootcmd feature for MIPS Octeon, which will be
used by the upcoming Octeon III NIC23 board support. It enables the use
of the "oct-remote-load" and "oct-remote-bootcmd" on host PC's to
communicate with the PCIe target and load images into the onboard
memory and issue commands.

Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Cc: Aaron Williams &lt;awilliams@marvell.com&gt;
Cc: Chandrakala Chavva &lt;cchavva@marvell.com&gt;
Cc: Daniel Schwierzeck &lt;daniel.schwierzeck@gmail.com&gt;
</content>
</entry>
<entry>
<title>serial: serial_octeon_pcie_console.c: Add PCI remote console support</title>
<updated>2021-04-23T19:22:55Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2021-04-07T07:12:30Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4dead10d0274e0a500f145dbcd02c856a88fdc70'/>
<id>urn:sha1:4dead10d0274e0a500f145dbcd02c856a88fdc70</id>
<content type='text'>
This patch adds the PCI remote console feature for MIPS Octeon, which
will be used by the upcoming Octeon III NIC23 board support. It enables
the use of the "oct-remote-console" tool on host PC's to communicate
with the PCIe target.

Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Cc: Aaron Williams &lt;awilliams@marvell.com&gt;
Cc: Chandrakala Chavva &lt;cchavva@marvell.com&gt;
Cc: Daniel Schwierzeck &lt;daniel.schwierzeck@gmail.com&gt;
</content>
</entry>
</feed>
