<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/soc, branch next</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/soc?h=next</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/soc?h=next'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2026-08-07T12:32:14Z</updated>
<entry>
<title>soc: qcom: smem: add build infra</title>
<updated>2026-08-07T12:32:14Z</updated>
<author>
<name>Casey Connolly</name>
<email>casey.connolly@linaro.org</email>
</author>
<published>2026-05-04T18:57:39Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cacaec025074408c6517be3664ad67c25613478d'/>
<id>urn:sha1:cacaec025074408c6517be3664ad67c25613478d</id>
<content type='text'>
Build the new SMEM driver port, and select it when ARCH_SNAPDRAGON is
selected, since it will be a hard dependency for Qualcomm platforms.

Reviewed-by: Sumit Garg &lt;sumit.garg@oss.qualcomm.com&gt;
Reviewed-by: Neil Armstrong &lt;neil.armstrong@linaro.org&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
Tested-by: Sumit Garg &lt;sumit.garg@oss.qualcomm.com&gt;
Link: https://patch.msgid.link/20260504-b4-modernise-smem-v2-11-c01ec2ff3886@linaro.org
Signed-off-by: Casey Connolly &lt;casey.connolly@linaro.org&gt;
</content>
</entry>
<entry>
<title>soc: qcom: smem: get serial number from socinfo</title>
<updated>2026-08-07T12:32:14Z</updated>
<author>
<name>Casey Connolly</name>
<email>casey.connolly@linaro.org</email>
</author>
<published>2026-05-04T18:57:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5a36587b0730bca6a058e530b7835ad85ce042fb'/>
<id>urn:sha1:5a36587b0730bca6a058e530b7835ad85ce042fb</id>
<content type='text'>
Implement socinfo support to fetch the serial number if available.

Tested-by: Sumit Garg &lt;sumit.garg@oss.qualcomm.com&gt;
Link: https://patch.msgid.link/20260504-b4-modernise-smem-v2-9-c01ec2ff3886@linaro.org
Signed-off-by: Casey Connolly &lt;casey.connolly@linaro.org&gt;
</content>
</entry>
<entry>
<title>soc: qcom: smem: adjust for U-Boot</title>
<updated>2026-08-07T12:32:14Z</updated>
<author>
<name>Casey Connolly</name>
<email>casey.connolly@linaro.org</email>
</author>
<published>2026-05-04T18:57:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b429ef216098abfb1f8441c937e9b9f70fd7d016'/>
<id>urn:sha1:b429ef216098abfb1f8441c937e9b9f70fd7d016</id>
<content type='text'>
Port over the smem code to U-Boot and ensure the smem region gets mapped
after dcache is enabled.

Tested-by: Sumit Garg &lt;sumit.garg@oss.qualcomm.com&gt;
Link: https://patch.msgid.link/20260504-b4-modernise-smem-v2-8-c01ec2ff3886@linaro.org
Signed-off-by: Casey Connolly &lt;casey.connolly@linaro.org&gt;
</content>
</entry>
<entry>
<title>soc: qcom: smem: adjust headers for U-Boot</title>
<updated>2026-08-07T12:32:14Z</updated>
<author>
<name>Casey Connolly</name>
<email>casey.connolly@linaro.org</email>
</author>
<published>2026-05-04T18:57:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=17b30b4041429884c89a039e98134fbe1b248607'/>
<id>urn:sha1:17b30b4041429884c89a039e98134fbe1b248607</id>
<content type='text'>
Drop Linux headers for the U-Boot ones.

Reviewed-by: Sumit Garg &lt;sumit.garg@oss.qualcomm.com&gt;
Reviewed-by: Neil Armstrong &lt;neil.armstrong@linaro.org&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
Tested-by: Sumit Garg &lt;sumit.garg@oss.qualcomm.com&gt;
Link: https://patch.msgid.link/20260504-b4-modernise-smem-v2-7-c01ec2ff3886@linaro.org
Signed-off-by: Casey Connolly &lt;casey.connolly@linaro.org&gt;
</content>
</entry>
<entry>
<title>soc: qcom: import smem from Linux 6.11-rc2</title>
<updated>2026-08-07T12:32:14Z</updated>
<author>
<name>Casey Connolly</name>
<email>casey.connolly@linaro.org</email>
</author>
<published>2026-05-04T18:57:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b2faaad70e108e2b2d99a5c0644d8b68d155b8dd'/>
<id>urn:sha1:b2faaad70e108e2b2d99a5c0644d8b68d155b8dd</id>
<content type='text'>
Import the SMEM driver from Linux.

Reviewed-by: Neil Armstrong &lt;neil.armstrong@linaro.org&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
Tested-by: Sumit Garg &lt;sumit.garg@oss.qualcomm.com&gt;
Link: https://patch.msgid.link/20260504-b4-modernise-smem-v2-6-c01ec2ff3886@linaro.org
Signed-off-by: Casey Connolly &lt;casey.connolly@linaro.org&gt;
</content>
</entry>
<entry>
<title>soc: xilinx: zynqmp: Add TCG variant detection for ZU3TCG</title>
<updated>2026-07-08T06:55:51Z</updated>
<author>
<name>Padmarao Begari</name>
<email>padmarao.begari@amd.com</email>
</author>
<published>2026-06-23T15:08:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1d24edabfed9d32be7e35a53946ae177d4b4121a'/>
<id>urn:sha1:1d24edabfed9d32be7e35a53946ae177d4b4121a</id>
<content type='text'>
The XCZU3TCG device shares IDCODE 0x04718093 with XCZU3TEG but has
the GPU disable eFuse bit set (Consumer Grade, no GPU). Previously,
the TEG detection branch appended "teg" unconditionally, causing
U-Boot to report the device as zu3teg and failing bitstream ID
checks for xczu3tcg bitstreams.

Check EFUSE_GPU_DIS_MASK in the TEG branch to distinguish the two
sub-variants, mirroring the existing EG/CG detection logic:
- GPU disabled -&gt; TCG family -&gt; "zu3tcg"
- GPU enabled  -&gt; TEG family -&gt; "zu3teg"

Fixes: fa2f0c97af96 ("soc: zynqmp: Add the IDcode for TEG variant")
Signed-off-by: Padmarao Begari &lt;padmarao.begari@amd.com&gt;
Signed-off-by: Michal Simek &lt;michal.simek@amd.com&gt;
Link: https://patch.msgid.link/20260623150943.2662500-1-padmarao.begari@amd.com
</content>
</entry>
<entry>
<title>Kconfig: drivers: restyle remaining</title>
<updated>2026-06-25T21:00:58Z</updated>
<author>
<name>Johan Jonker</name>
<email>jbx6244@gmail.com</email>
</author>
<published>2026-06-10T14:41:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=145d58e2c7276f68195a7fc760457a5b88f867dd'/>
<id>urn:sha1:145d58e2c7276f68195a7fc760457a5b88f867dd</id>
<content type='text'>
Restyle all Kconfigs for the rest of "drivers":
Menu entries   : no space left
Menu attributes: 1 TAB
Help text      : 1 TAB + 2 spaces
Replace '---help---' by 'help'

Signed-off-by: Johan Jonker &lt;jbx6244@gmail.com&gt;
[trini: Add missing indentation on a few more multi-paragraph help texts]
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>soc: xilinx: zynqmp: Add support for new ZynqMP devices</title>
<updated>2026-04-23T09:49:48Z</updated>
<author>
<name>Michal Simek</name>
<email>michal.simek@amd.com</email>
</author>
<published>2026-04-07T10:32:30Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1938e7ee4ef8aa6a63df2f5511435d78876952fa'/>
<id>urn:sha1:1938e7ee4ef8aa6a63df2f5511435d78876952fa</id>
<content type='text'>
Add ID codes for the following ZynqMP devices:
- XCZU1EG_LR (0x0468A093)
- XCZU42DR (0x046D4093)
- XCZU55DR (0x046D2093)
- XCZU57DR (0x046D3093)
- XCZU58DR (0x047F9093)
- XCZU59DR (0x047FC093)
- XCZU63DR (0x046D5093)
- XCZU64DR (0x046D6093)
- XCZU65DR (0x046D1093)

Signed-off-by: Michal Simek &lt;michal.simek@amd.com&gt;
Link: https://lore.kernel.org/r/330098196cc84115899ea7a14665a8df7e279fae.1775557948.git.michal.simek@amd.com
</content>
</entry>
<entry>
<title>qcom: rpmh: don't error for SLEEP requests</title>
<updated>2026-03-24T10:49:17Z</updated>
<author>
<name>Casey Connolly</name>
<email>casey.connolly@linaro.org</email>
</author>
<published>2026-03-20T15:45:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4577a672eceaf7494cc42f9df05401e7beeab0b1'/>
<id>urn:sha1:4577a672eceaf7494cc42f9df05401e7beeab0b1</id>
<content type='text'>
Just stub out non-active votes, if we return an error the caller may
propagate it and not send its active vote. Since we don't suspend
there's no risk of us entering a broken state due to missing votes.

Link: https://patch.msgid.link/20260320-casey-qcom-rpmh-serial-fixes-v1-2-b81d05832eec@linaro.org
Signed-off-by: Casey Connolly &lt;casey.connolly@linaro.org&gt;
</content>
</entry>
<entry>
<title>soc/qcom: rpmh: add RPMh read</title>
<updated>2026-01-14T15:25:09Z</updated>
<author>
<name>Casey Connolly</name>
<email>casey.connolly@linaro.org</email>
</author>
<published>2026-01-08T20:28:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=dc1cd6ed4b369aff26a10ecec2f65459fef043e9'/>
<id>urn:sha1:dc1cd6ed4b369aff26a10ecec2f65459fef043e9</id>
<content type='text'>
Implement support for RPMh reads, these allow reading out the
current votes for RPMh controlled resources such as regulators and
interconnects.

Link: https://patch.msgid.link/20260108-rpmh-regulator-fixes-v1-4-d1b5b300b665@linaro.org
Signed-off-by: Casey Connolly &lt;casey.connolly@linaro.org&gt;
</content>
</entry>
</feed>
