<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/spi, branch v2011.03-rc1</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/spi?h=v2011.03-rc1</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/spi?h=v2011.03-rc1'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2011-02-01T23:54:43Z</updated>
<entry>
<title>SPI: mxc_spi: replace fixed offsets with structures</title>
<updated>2011-02-01T23:54:43Z</updated>
<author>
<name>Stefano Babic</name>
<email>sbabic@denx.de</email>
</author>
<published>2011-01-19T22:46:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ac87c17d344ede52d8d421addf92cbb2e271f73e'/>
<id>urn:sha1:ac87c17d344ede52d8d421addf92cbb2e271f73e</id>
<content type='text'>
This patch cleans driver code replacing all accesses
to registers with fixed offsets with a corresponding
structure.

Signed-off-by: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>SPI: mxc_spi: add SPI clock calculation and setup to the driver</title>
<updated>2011-02-01T23:54:43Z</updated>
<author>
<name>Anatolij Gustschin</name>
<email>agust@denx.de</email>
</author>
<published>2011-01-19T22:46:32Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=afaa9f65c24d815ed4f6133c800884921e051913'/>
<id>urn:sha1:afaa9f65c24d815ed4f6133c800884921e051913</id>
<content type='text'>
The MXC SPI driver didn't calculate the SPI clock up to
now and just used highest possible divider 512 for DATA
RATE in the control register. This results in very low
transfer rates.

The patch adds code to calculate and setup the SPI clock
frequency for transfers.

Signed-off-by: Anatolij Gustschin &lt;agust@denx.de&gt;
Signed-off-by: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>SPI: mxc_spi: fix swapping bug and add missing swapping in unaligned rx case</title>
<updated>2011-02-01T23:54:43Z</updated>
<author>
<name>Anatolij Gustschin</name>
<email>agust@denx.de</email>
</author>
<published>2011-01-20T07:53:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=dff0109496846fd9787b6cdc0941217ecdf0ae28'/>
<id>urn:sha1:dff0109496846fd9787b6cdc0941217ecdf0ae28</id>
<content type='text'>
We need to shift only one time in each cycle in the swapping loop
for unaligned tx case. Currently two byte shift operations are
performed in each loop cycle causing zero gaps in the transmited
data, so not all data scheduled for transmition is actually
transmited.

The proper swapping in unaligned rx case is missing, so add it
as we need to put the received data into the rx buffer in the
correct byte order.

Signed-off-by: Anatolij Gustschin &lt;agust@denx.de&gt;
Tested-by: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>SPI: mxc_spi: add support for i.MX35 processor</title>
<updated>2011-02-01T23:54:43Z</updated>
<author>
<name>Stefano Babic</name>
<email>sbabic@denx.de</email>
</author>
<published>2011-01-19T22:46:30Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c9d59c7fbe07aa9c519cf113107851cf4b3e1f54'/>
<id>urn:sha1:c9d59c7fbe07aa9c519cf113107851cf4b3e1f54</id>
<content type='text'>
Signed-off-by: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>OMAP3: SPI driver</title>
<updated>2010-12-11T16:01:00Z</updated>
<author>
<name>Dirk Behme</name>
<email>dirk.behme@googlemail.com</email>
</author>
<published>2010-12-11T16:01:00Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=53736baaff80fc0cde36661296dffdedc7226bd2'/>
<id>urn:sha1:53736baaff80fc0cde36661296dffdedc7226bd2</id>
<content type='text'>
CC: Ruslan N. Araslanov &lt;byaaka@yandex.ru&gt;
Signed-off-by: Ruslan Araslanov &lt;ruslan.araslanov@vitecmm.com&gt;
Signed-off-by: Sandeep Paulraj &lt;s-paulraj@ti.com&gt;
</content>
</entry>
<entry>
<title>Switch from archive libraries to partial linking</title>
<updated>2010-11-17T20:02:18Z</updated>
<author>
<name>Sebastien Carlier</name>
<email>sebastien.carlier@gmail.com</email>
</author>
<published>2010-11-05T14:48:07Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6d8962e814c15807dd6ac5757904be2a02d187b8'/>
<id>urn:sha1:6d8962e814c15807dd6ac5757904be2a02d187b8</id>
<content type='text'>
Before this commit, weak symbols were not overridden by non-weak symbols
found in archive libraries when linking with recent versions of
binutils.  As stated in the System V ABI, "the link editor does not
extract archive members to resolve undefined weak symbols".

This commit changes all Makefiles to use partial linking (ld -r) instead
of creating library archives, which forces all symbols to participate in
linking, allowing non-weak symbols to override weak symbols as intended.
This approach is also used by Linux, from which the gmake function
cmd_link_o_target (defined in config.mk and used in all Makefiles) is
inspired.

The name of each former library archive is preserved except for
extensions which change from ".a" to ".o".  This commit updates
references accordingly where needed, in particular in some linker
scripts.

This commit reveals board configurations that exclude some features but
include source files that depend these disabled features in the build,
resulting in undefined symbols.  Known such cases include:
- disabling CMD_NET but not CMD_NFS;
- enabling CONFIG_OF_LIBFDT but not CONFIG_QE.

Signed-off-by: Sebastien Carlier &lt;sebastien.carlier@gmail.com&gt;
</content>
</entry>
<entry>
<title>Merge branch 'master' of git://git.denx.de/u-boot-imx</title>
<updated>2010-10-11T08:19:04Z</updated>
<author>
<name>Wolfgang Denk</name>
<email>wd@denx.de</email>
</author>
<published>2010-10-11T08:19:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e67f46286440a53fb1d693152667ea3b1a6b3060'/>
<id>urn:sha1:e67f46286440a53fb1d693152667ea3b1a6b3060</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Blackfin: bfin_spi: add optional DMA support</title>
<updated>2010-10-02T20:00:36Z</updated>
<author>
<name>Mike Frysinger</name>
<email>vapier@gentoo.org</email>
</author>
<published>2010-05-05T04:56:30Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6f070e1867f5c31df17571b0c26f0a73cc3fe600'/>
<id>urn:sha1:6f070e1867f5c31df17571b0c26f0a73cc3fe600</id>
<content type='text'>
This moves the last piece from the old spi_flash driver to the new SPI
framework -- optional DMA RX support.  This typically cuts speeds by ~40%
at the cost of additional ~300 bytes.

Signed-off-by: Mike Frysinger &lt;vapier@gentoo.org&gt;
</content>
</entry>
<entry>
<title>MXC: Fix byte-ordering in SPI driver for i.MX31/i.MX51</title>
<updated>2010-09-30T12:42:14Z</updated>
<author>
<name>Stefano Babic</name>
<email>sbabic@denx.de</email>
</author>
<published>2010-08-20T10:05:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2f721d17339ee22bbc14fb0bb1dad20b82871923'/>
<id>urn:sha1:2f721d17339ee22bbc14fb0bb1dad20b82871923</id>
<content type='text'>
The actual SPI driver for i.MX31 and i.MX51 controller
use a wrong byte ordering, because it is supposed
to work only with Freescale's devices, as the Power
Controllers (PMIC). The driver is not suitable for
general purposes, because the buffers passed to spi_xfer
must be 32-bit aligned, as it is used mainly to send
integer to PMIC devices.

The patch drops any kind of limitation and makes the
driver useful with devices controlled sending commands
composed by single bytes (or by a odd number of bytes), such as
spi flash, sensor, etc.

Because the byte ordering is changed,
any current driver using this controller must be adapted, too.

Signed-off-by: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>MXC: Correct SPI_CPOL setting in SPI driver</title>
<updated>2010-09-30T12:42:13Z</updated>
<author>
<name>Stefano Babic</name>
<email>sbabic@denx.de</email>
</author>
<published>2010-08-23T18:41:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9f481e95baaca2a5a739f930c16b1cc485b0c1f3'/>
<id>urn:sha1:9f481e95baaca2a5a739f930c16b1cc485b0c1f3</id>
<content type='text'>
The handling of the SPI_CPOL bit inside the SPI
driver was wrong. As reported by the manual,
the meaning of the SSPOL inside the
configuration register is the same as reported
by SPI specification (0 if low in idle, 1 is high
on idle). The driver inverts this logic.

Because this patch sets the logic as specified, it is required
to clear the CPOL bit in the configuration file to adapt
to the correct logic.

Signed-off-by: Stefano Babic &lt;sbabic@denx.de&gt;
Signed-off-by: David Jander &lt;david.jander@protonic.nl&gt;
</content>
</entry>
</feed>
