<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/spi, branch v2016.01-rc1</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/spi?h=v2016.01-rc1</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/spi?h=v2016.01-rc1'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2015-11-12T16:21:07Z</updated>
<entry>
<title>Tegra: T210: Add QSPI driver</title>
<updated>2015-11-12T16:21:07Z</updated>
<author>
<name>Tom Warren</name>
<email>twarren@nvidia.com</email>
</author>
<published>2015-10-12T21:50:54Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4e675ff2442a8856587f800aa49c28321ca5d6d6'/>
<id>urn:sha1:4e675ff2442a8856587f800aa49c28321ca5d6d6</id>
<content type='text'>
This is the normal Tegra SPI driver modified to work with the
QSPI controller in Tegra210. It does not do 2x/4x transfers
or any other QSPI protocol.

Signed-off-by: Yen Lin &lt;yelin@nvidia.com&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
Reviewed-by: Jagan Teki &lt;jteki@openedev.com&gt;
</content>
</entry>
<entry>
<title>spi: altera_spi: minor clean up</title>
<updated>2015-11-06T01:14:12Z</updated>
<author>
<name>Thomas Chou</name>
<email>thomas@wytron.com.tw</email>
</author>
<published>2015-10-31T12:55:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ddf34c26065aea2bfdac448189b9c5f919063d79'/>
<id>urn:sha1:ddf34c26065aea2bfdac448189b9c5f919063d79</id>
<content type='text'>
- Remove the penultimate comma in of_match ids

Signed-off-by: Thomas Chou &lt;thomas@wytron.com.tw&gt;
Reviewed-by: Jagan Teki &lt;jteki@openedev.com&gt;
</content>
</entry>
<entry>
<title>spi: cadence_qspi: Ensure check for max frequency in place</title>
<updated>2015-11-05T01:34:15Z</updated>
<author>
<name>Chin Liang See</name>
<email>clsee@altera.com</email>
</author>
<published>2015-10-17T13:32:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4e609b6cb1e6e8cb14c55fd50c73c5affcba26b5'/>
<id>urn:sha1:4e609b6cb1e6e8cb14c55fd50c73c5affcba26b5</id>
<content type='text'>
Ensure the intended SCLK frequency not exceeding the maximum
frequency. If that happen, SCLK will set to maximum frequency.

Signed-off-by: Chin Liang See &lt;clsee@altera.com&gt;
Cc: Dinh Nguyen &lt;dinguyen@opensource.altera.com&gt;
Cc: Dinh Nguyen &lt;dinh.linux@gmail.com&gt;
Cc: Marek Vasut &lt;marex@denx.de&gt;
Cc: Stefan Roese &lt;sr@denx.de&gt;
Cc: Vikas Manocha &lt;vikas.manocha@st.com&gt;
Cc: Jagannadh Teki &lt;jteki@openedev.com&gt;
Cc: Pavel Machek &lt;pavel@denx.de&gt;
Acked-by: Pavel Machek &lt;pavel@denx.de&gt;
</content>
</entry>
<entry>
<title>spi: cadence_qspi: Fix fdt read of spi-max-frequency</title>
<updated>2015-11-05T01:34:15Z</updated>
<author>
<name>Chin Liang See</name>
<email>clsee@altera.com</email>
</author>
<published>2015-10-17T13:32:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=040f4ba742700529d950a92da5ddbe99d9ae335e'/>
<id>urn:sha1:040f4ba742700529d950a92da5ddbe99d9ae335e</id>
<content type='text'>
Fix the fdt read for spi-max-frequency as it's contained
in the child node. Current state of code is always
returning default value.

Signed-off-by: Chin Liang See &lt;clsee@altera.com&gt;
Cc: Dinh Nguyen &lt;dinguyen@opensource.altera.com&gt;
Cc: Dinh Nguyen &lt;dinh.linux@gmail.com&gt;
Cc: Marek Vasut &lt;marex@denx.de&gt;
Cc: Stefan Roese &lt;sr@denx.de&gt;
Cc: Vikas Manocha &lt;vikas.manocha@st.com&gt;
Cc: Jagannadh Teki &lt;jteki@openedev.com&gt;
Cc: Pavel Machek &lt;pavel@denx.de&gt;
Acked-by: Marek Vasut &lt;marex@denx.de&gt;
Acked-by: Pavel Machek &lt;pavel@denx.de&gt;
</content>
</entry>
<entry>
<title>spi: cadence_qspi: Ensure spi_calibration is run when sclk change</title>
<updated>2015-11-05T01:34:15Z</updated>
<author>
<name>Chin Liang See</name>
<email>clsee@altera.com</email>
</author>
<published>2015-10-17T13:31:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=98fbd71d7a4492e23377b8753cfd77add26c63ec'/>
<id>urn:sha1:98fbd71d7a4492e23377b8753cfd77add26c63ec</id>
<content type='text'>
Ensuring spi_calibration is run when there is a change of sclk
frequency. This will ensure the qspi flash access works for high
sclk frequency

Signed-off-by: Chin Liang See &lt;clsee@altera.com&gt;
Cc: Dinh Nguyen &lt;dinguyen@opensource.altera.com&gt;
Cc: Dinh Nguyen &lt;dinh.linux@gmail.com&gt;
Cc: Marek Vasut &lt;marex@denx.de&gt;
Cc: Stefan Roese &lt;sr@denx.de&gt;
Cc: Vikas Manocha &lt;vikas.manocha@st.com&gt;
Cc: Jagannadh Teki &lt;jteki@openedev.com&gt;
Cc: Pavel Machek &lt;pavel@denx.de&gt;
Acked-by: Marek Vasut &lt;marex@denx.de&gt;
Reviewed-by: Jagan Teki &lt;jteki@openedev.com&gt;
</content>
</entry>
<entry>
<title>Merge branch 'master' of git://git.denx.de/u-boot-spi</title>
<updated>2015-10-28T20:56:43Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2015-10-28T20:56:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=446d37c1acc76680770400fd90e6c502e49d72df'/>
<id>urn:sha1:446d37c1acc76680770400fd90e6c502e49d72df</id>
<content type='text'>
</content>
</entry>
<entry>
<title>spi: altera_spi: Minor cleanup</title>
<updated>2015-10-28T08:24:09Z</updated>
<author>
<name>Jagan Teki</name>
<email>jteki@openedev.com</email>
</author>
<published>2015-10-27T17:41:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bef87adf95e7ca923f866e27bbcccb2dad85df9f'/>
<id>urn:sha1:bef87adf95e7ca923f866e27bbcccb2dad85df9f</id>
<content type='text'>
- Moved macro definitions to top
- Give tab space to CONFIG_ALTERA_SPI_IDLE_VAL value
- Re-arrange header includes ascending order

Acked-by: Thomas Chou &lt;thomas@wytron.com.tw&gt;
Signed-off-by: Jagan Teki &lt;jteki@openedev.com&gt;
</content>
</entry>
<entry>
<title>spi: altera_spi: Use BIT macro</title>
<updated>2015-10-28T08:23:58Z</updated>
<author>
<name>Jagan Teki</name>
<email>jteki@openedev.com</email>
</author>
<published>2015-10-27T17:39:56Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9c63d44e92e3c90080491ba4e61e36e39a20aea8'/>
<id>urn:sha1:9c63d44e92e3c90080491ba4e61e36e39a20aea8</id>
<content type='text'>
Replace numerical bit shift with BIT macro
in altera_spi

:%s/(1 &lt;&lt; nr)/BIT(nr)/g
where nr = 0, 1, 2 .... 31

Cc: Marek Vasut &lt;marex@denx.de&gt;
Acked-by: Thomas Chou &lt;thomas@wytron.com.tw&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
Signed-off-by: Jagan Teki &lt;jteki@openedev.com&gt;
</content>
</entry>
<entry>
<title>Merge git://git.denx.de/u-boot-dm</title>
<updated>2015-10-27T23:08:19Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2015-10-27T23:08:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2431492aef1de33bd222c97ecc131a338d9c454e'/>
<id>urn:sha1:2431492aef1de33bd222c97ecc131a338d9c454e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>spi: xilinx_spi: Use GENMASK</title>
<updated>2015-10-27T17:51:43Z</updated>
<author>
<name>Jagan Teki</name>
<email>jteki@openedev.com</email>
</author>
<published>2015-10-22T19:33:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d2436301c52a823f0f0b3c2ef4b966a5bced489c'/>
<id>urn:sha1:d2436301c52a823f0f0b3c2ef4b966a5bced489c</id>
<content type='text'>
Replace numeric mask hexcodes with GENMASK macro
in xilinx_spi

Cc: Michal Simek &lt;michal.simek@xilinx.com&gt;
Signed-off-by: Jagan Teki &lt;jteki@openedev.com&gt;
</content>
</entry>
</feed>
