<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/include/dbsc5.h, branch main</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/include/dbsc5.h?h=main</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/include/dbsc5.h?h=main'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2026-06-16T03:38:25Z</updated>
<entry>
<title>ram: renesas: dbsc5: Add Renesas R-Car Gen5 DBSC5 driver</title>
<updated>2026-06-16T03:38:25Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut+renesas@mailbox.org</email>
</author>
<published>2026-06-10T18:20:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a06d8334e5f4cd31392e13a168b20a95139b2f18'/>
<id>urn:sha1:a06d8334e5f4cd31392e13a168b20a95139b2f18</id>
<content type='text'>
Add Renesas R-Car Gen5 DBSC5 DRAM controller driver. This driver is currently
capable of bringing LPDDR5X DRAM on Renesas R-Car X5H Ironhide board. Further
boards can be supported by supplying board specific DRAM configuration data
via dbsc5_get_board_data().

The driver reuses parts of previous DBSC5 driver, but due to hardware changes,
can not be fully integrated into existing DBSC and DRAM driver, therefore the
currentl DBSC and DRAM drivers are moved into R8A779G0 V4H specific files, and
the R8A78000 X5H files are added in parallel.

The Gen5 DBSC driver is meant to be used in RSIP context, while the Gen4 DBSC
driver is meant to be used in SPL, therefore the Kconfig conditionals have been
adjusted to match.

Signed-off-by: Marek Vasut &lt;marek.vasut+renesas@mailbox.org&gt;
</content>
</entry>
<entry>
<title>ram: renesas: dbsc: Use macro in renesas_dbsc5_board_config channel count</title>
<updated>2026-04-08T17:35:05Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut+renesas@mailbox.org</email>
</author>
<published>2026-03-17T00:33:54Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2b6d6a5ffc91897f87b08d40ca6a38031b56e4a1'/>
<id>urn:sha1:2b6d6a5ffc91897f87b08d40ca6a38031b56e4a1</id>
<content type='text'>
Use DRAM_CH_CNT macro in renesas_dbsc5_board_config channel count.
The macro is defined in the same file a few lines above. This way,
the maximum channel count in the structure and the macro can not
diverge.

Signed-off-by: Marek Vasut &lt;marek.vasut+renesas@mailbox.org&gt;
</content>
</entry>
<entry>
<title>ram: renesas: dbsc5: Make struct renesas_dbsc5_board_config public</title>
<updated>2025-03-16T13:56:16Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut+renesas@mailbox.org</email>
</author>
<published>2025-03-16T13:51:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=885fd621a309a2c3f8e8d41bdc8ff893221dc478'/>
<id>urn:sha1:885fd621a309a2c3f8e8d41bdc8ff893221dc478</id>
<content type='text'>
Make struct renesas_dbsc5_board_config {} definition public via
include/dbsc5.h, so this structure can be defined in board files
and passed into the DBSC5 DRAM driver by overriding weak function
dbsc5_get_board_data() on board level.

Signed-off-by: Marek Vasut &lt;marek.vasut+renesas@mailbox.org&gt;
</content>
</entry>
</feed>
