<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/include/dt-bindings/reset, branch v2021.04</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/include/dt-bindings/reset?h=v2021.04</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/include/dt-bindings/reset?h=v2021.04'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2021-01-26T00:46:02Z</updated>
<entry>
<title>Merge https://gitlab.denx.de/u-boot/custodians/u-boot-sunxi</title>
<updated>2021-01-26T00:46:02Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2021-01-26T00:46:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e262b2973e22174da666038514d17f0f7171466b'/>
<id>urn:sha1:e262b2973e22174da666038514d17f0f7171466b</id>
<content type='text'>
- New Allwinner H616 SoC support (sans Ethernet &amp; USB)
- H6 DT update
- Tanix TX6 TV box support
- OrangePi 3 support
- OrangePi Zero2 (H616) support
</content>
</entry>
<entry>
<title>arm: sunxi: add initial H616 DTSI and headers</title>
<updated>2021-01-25T21:52:01Z</updated>
<author>
<name>Jernej Skrabec</name>
<email>jernej.skrabec@siol.net</email>
</author>
<published>2021-01-11T20:11:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=80b2c65bc26ad5e0b67bbca4796c3317cc7ce8cf'/>
<id>urn:sha1:80b2c65bc26ad5e0b67bbca4796c3317cc7ce8cf</id>
<content type='text'>
This commit introduces H616 DTSI file and dt-bindings headers needed for
device tree files.

Files are taken from v3 Linux H616 support submission[1], as the
H616 .dtsi file is not merged upstream yet.

[1] http://lists.infradead.org/pipermail/linux-arm-kernel/2021-January/632082.html

Signed-off-by: Jernej Skrabec &lt;jernej.skrabec@siol.net&gt;
Reviewed-by: Andre Przywara &lt;andre.przywara@arm.com&gt;
Signed-off-by: Andre Przywara &lt;andre.przywara@arm.com&gt;
</content>
</entry>
<entry>
<title>reset: mtmips: add reset controller support for MediaTek MT7620 SoC</title>
<updated>2021-01-24T20:39:26Z</updated>
<author>
<name>Weijie Gao</name>
<email>weijie.gao@mediatek.com</email>
</author>
<published>2020-11-12T08:36:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4075928c3691228bd69f40538efa578b52602c84'/>
<id>urn:sha1:4075928c3691228bd69f40538efa578b52602c84</id>
<content type='text'>
This patch adds reset controller bits definition header file for MediaTek
MT7620 SoC

Reviewed-by: Stefan Roese &lt;sr@denx.de&gt;
Signed-off-by: Weijie Gao &lt;weijie.gao@mediatek.com&gt;
</content>
</entry>
<entry>
<title>reset: aspeed: Add AST2600 reset support</title>
<updated>2021-01-18T20:23:06Z</updated>
<author>
<name>Chia-Wei, Wang</name>
<email>chiawei_wang@aspeedtech.com</email>
</author>
<published>2020-12-14T05:54:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9fc21086b7fe7aa5ca328bb290c4cd78aeab6eaf'/>
<id>urn:sha1:9fc21086b7fe7aa5ca328bb290c4cd78aeab6eaf</id>
<content type='text'>
Add controller reset support through the
System Control Unit (SCU) of AST2600 SoC.

Signed-off-by: Chia-Wei, Wang &lt;chiawei_wang@aspeedtech.com&gt;
Reviewed-by: Ryan Chen &lt;ryan_chen@aspeedtech.com&gt;
</content>
</entry>
<entry>
<title>reset: stm32: Add support of MCU HOLD BOOT</title>
<updated>2020-11-25T10:32:31Z</updated>
<author>
<name>Patrick Delaunay</name>
<email>patrick.delaunay@st.com</email>
</author>
<published>2020-10-15T13:01:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d8d29a4489c72ed8cbeafa42ea5c06e26b80a2e5'/>
<id>urn:sha1:d8d29a4489c72ed8cbeafa42ea5c06e26b80a2e5</id>
<content type='text'>
Handle the register RCC_MP_GCR without SET/CLR registers
but with a direct access to bit BOOT_MCU:
- deassert =&gt; set the bit: The MCU will not be in HOLD_BOOT
- assert =&gt; clear the bit: The MCU will be set in HOLD_BOOT

With this patch the RCC driver handles the MCU_HOLD_BOOT_R value
added in binding stm32mp1-resets.h

Cc: Fabien DESSENNE &lt;fabien.dessenne@st.com&gt;
Cc: Arnaud POULIQUEN &lt;arnaud.pouliquen@st.com&gt;
Signed-off-by: Patrick Delaunay &lt;patrick.delaunay@st.com&gt;
Reviewed-by: Patrice Chotard &lt;patrice.chotard@st.com&gt;
</content>
</entry>
<entry>
<title>sunxi: DT: A64: update device tree files</title>
<updated>2020-11-17T00:42:20Z</updated>
<author>
<name>Samuel Holland</name>
<email>samuel@sholland.org</email>
</author>
<published>2020-10-24T15:21:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e210ec0181ee5255ad3b2485a1b7bb7a9e50d55d'/>
<id>urn:sha1:e210ec0181ee5255ad3b2485a1b7bb7a9e50d55d</id>
<content type='text'>
Import updated device trees from Linux tag v5.9. This picks up new
hardware (PinePhone, PineTab); and it drops the U-Boot specific DTSI
files for the Pinebook and the Teres-I, since the ANX6345 bridge is
now supported upstream.

A couple of headers needed updates for recently-added hardware support.

Acked-by: Maxime Ripard &lt;mripard@kernel.org&gt;
Signed-off-by: Samuel Holland &lt;samuel@sholland.org&gt;
Reviewed-by: Jagan Teki &lt;jagan@amarulasolutions.com&gt;
</content>
</entry>
<entry>
<title>reset: ast2500: Use SCU for reset control</title>
<updated>2020-10-22T15:26:14Z</updated>
<author>
<name>Chia-Wei, Wang</name>
<email>chiawei_wang@aspeedtech.com</email>
</author>
<published>2020-10-15T02:25:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=611a28ce271164941aac02feea19f1d87bd1cf32'/>
<id>urn:sha1:611a28ce271164941aac02feea19f1d87bd1cf32</id>
<content type='text'>
The System Control Unit (SCU) controller of Aspeed
SoCs provides the reset control for each peripheral.

This patch refactors the reset method to leverage
the SCU reset control. Thus the driver dependency
on watchdog including dedicated WDT API and reset
flag encoding can be eliminated.

The Kconfig description is also updated accordingly.

Signed-off-by: Chia-Wei, Wang &lt;chiawei_wang@aspeedtech.com&gt;
Reviewed-by: Ryan Chen &lt;ryan_chen@aspeedtech.com&gt;
</content>
</entry>
<entry>
<title>Merge tag 'u-boot-amlogic-20201005' of https://gitlab.denx.de/u-boot/custodians/u-boot-amlogic</title>
<updated>2020-10-06T12:36:10Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2020-10-06T12:36:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=987ab49366f3fcd25039eab431bf099b587b3265'/>
<id>urn:sha1:987ab49366f3fcd25039eab431bf099b587b3265</id>
<content type='text'>
- generate unique mac address from SoC serial on S400 board
- Add USB support for GXL and AXG SoCs
- Update Gadget code to use the new GXL and AXG USB glue driver
- Add a VIM3 board support to add dynamic PCIe enable in OS DT
- Fix AXG pinmux with requesting GPIOs
- Add missing GPIOA_18 for AXG pinctrl
- Add Amlogic PWM driver
</content>
</entry>
<entry>
<title>ARM: dts: sync amlogic AXG/GXL/GXM DT from Linux 5.8-rc1</title>
<updated>2020-10-05T15:59:45Z</updated>
<author>
<name>Neil Armstrong</name>
<email>narmstrong@baylibre.com</email>
</author>
<published>2020-09-10T08:48:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4e7b0a3f2a3153f2e3a2247626c91ef225de3d57'/>
<id>urn:sha1:4e7b0a3f2a3153f2e3a2247626c91ef225de3d57</id>
<content type='text'>
This imports the AXG, GXL &amp; GXM SoC and boards DT changes from the Linux
commit b3a9e3b9622a ("Linux 5.8-rc1").

This change also removes GXL &amp; GXM u-boot.dtsi hacks for USB gadget.

Signed-off-by: Neil Armstrong &lt;narmstrong@baylibre.com&gt;
</content>
</entry>
<entry>
<title>reset: Add IPQ40xx reset controller driver</title>
<updated>2020-09-18T20:20:47Z</updated>
<author>
<name>Robert Marko</name>
<email>robert.marko@sartura.hr</email>
</author>
<published>2020-09-10T14:00:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8ef7df5df39edbeb1367409cc340646810d2369b'/>
<id>urn:sha1:8ef7df5df39edbeb1367409cc340646810d2369b</id>
<content type='text'>
On Qualcomm IPQ40xx SoC series, GCC clock IP also handles the resets.
So since this will be needed by further drivers, lets add a driver for the reset controller.

Signed-off-by: Robert Marko &lt;robert.marko@sartura.hr&gt;
Cc: Luka Perkov &lt;luka.perkov@sartura.hr&gt;
</content>
</entry>
</feed>
