<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/include/dt-bindings, branch v2020.07-rc2</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/include/dt-bindings?h=v2020.07-rc2</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/include/dt-bindings?h=v2020.07-rc2'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-05-10T18:55:20Z</updated>
<entry>
<title>dt-bindings: imx_rsrc: add SC_R_NONE</title>
<updated>2020-05-10T18:55:20Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2020-05-04T13:16:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e6405713d88eeed90c9428552dfc87bfb4b05ca0'/>
<id>urn:sha1:e6405713d88eeed90c9428552dfc87bfb4b05ca0</id>
<content type='text'>
Add SC_R_NONE entry

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>phy: atheros: add device tree bindings and config</title>
<updated>2020-05-07T15:05:00Z</updated>
<author>
<name>Michael Walle</name>
<email>michael@walle.cc</email>
</author>
<published>2020-05-06T22:11:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=fe6293a8095998affd5e46e7968485fcc332e0fa'/>
<id>urn:sha1:fe6293a8095998affd5e46e7968485fcc332e0fa</id>
<content type='text'>
Add support for configuring the CLK_25M pin as well as the RGMII I/O
voltage by the device tree.

By default the AT803x PHYs outputs the 25MHz clock of the XTAL input.
But this output can also be changed by software to other frequencies.
This commit introduces a generic way to configure this output.

Also the PHY supports different RGMII I/O voltages: 1.5V, 1.8V and 2.5V.
An internal LDO is able to provide 1.5V (default) and 1.8V. The 2.5V
option needs an external supply voltage. This commit adds support to
switch the internal LDO to 1.8V.

Signed-off-by: Michael Walle &lt;michael@walle.cc&gt;
Acked-by: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
</content>
</entry>
<entry>
<title>Merge tag 'u-boot-imx-20200502' of https://gitlab.denx.de/u-boot/custodians/u-boot-imx</title>
<updated>2020-05-04T13:29:42Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2020-05-04T13:29:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=143414c03fa72468fa8ce0d1ded21a4a616400f9'/>
<id>urn:sha1:143414c03fa72468fa8ce0d1ded21a4a616400f9</id>
<content type='text'>
i.MX for 2020.07
----------------

- imxrt: fix LCD clock, fix doc
- new board: Coral Dev
- imx8: enable Cache in SPL. SNVS, update SCFW API
- imx8MM: fix reset, 8MQ quand and QuadLite, CPU speed grading
- MX6ULL : is_imx6ull to include i.MX6ULZ
- Net: add config to enable TXC delay

Travis: https://travis-ci.org/github/sbabic/u-boot-imx/builds/682033914
</content>
</entry>
<entry>
<title>Merge tag 'u-boot-rockchip-20200501' of https://gitlab.denx.de/u-boot/custodians/u-boot-rockchip</title>
<updated>2020-05-04T11:28:14Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2020-05-04T11:28:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=04da42770b0cc3bea8841972bfc9568299ece826'/>
<id>urn:sha1:04da42770b0cc3bea8841972bfc9568299ece826</id>
<content type='text'>
- dts clean up to use -u-boot for px30, rk3399 boards
- dts sycn from upstream kernel for rk3328, rk3399
- add rockchip rng driver
- new board support: rk3328-roc-cc, rk3399-roc-pc,Nanopi M4 2GB
</content>
</entry>
<entry>
<title>dt-bindings: pinctrl: imxrt1020: remove useless comment</title>
<updated>2020-05-01T11:46:22Z</updated>
<author>
<name>Giulio Benetti</name>
<email>giulio.benetti@benettiengineering.com</email>
</author>
<published>2020-04-20T15:48:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=de0e7cba41f4dde3ae6bc8a405d760cc178c661b'/>
<id>urn:sha1:de0e7cba41f4dde3ae6bc8a405d760cc178c661b</id>
<content type='text'>
A comment note has been left after completing pinctrl listing, so let's
remove it since it's useless.

Signed-off-by: Giulio Benetti &lt;giulio.benetti@benettiengineering.com&gt;
</content>
</entry>
<entry>
<title>dt-bindings: power: rk3328-power: sync from upstream Linux kernel</title>
<updated>2020-05-01T10:32:56Z</updated>
<author>
<name>Chen-Yu Tsai</name>
<email>wens@csie.org</email>
</author>
<published>2020-04-27T06:52:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2e15f86b54c00f63027be0dd19c5c561a8aa0e05'/>
<id>urn:sha1:2e15f86b54c00f63027be0dd19c5c561a8aa0e05</id>
<content type='text'>
This syncs the rk3328 power domain header file from Linux kernel
next-20200324, to support newer hardware blocks when syncing the
device tree files.

The last non-merge commit to touch it was

    b24413180f56 ("License cleanup: add SPDX GPL-2.0 license identifier to files with no license")

Reviewed-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
Tested-by: Loic Devulder &lt;ldevulder@suse.com&gt;
Tested-by: Peter Geis &lt;pgwipeout@gmail.com&gt;
Signed-off-by: Chen-Yu Tsai &lt;wens@csie.org&gt;
</content>
</entry>
<entry>
<title>dt-bindings: clock: rk3328: sync from upstream Linux kernel</title>
<updated>2020-05-01T10:32:56Z</updated>
<author>
<name>Chen-Yu Tsai</name>
<email>wens@csie.org</email>
</author>
<published>2020-04-27T06:52:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d751b0c00091670c335335a77d6fe192609db493'/>
<id>urn:sha1:d751b0c00091670c335335a77d6fe192609db493</id>
<content type='text'>
This syncs the rk3328 clock header file from Linux kernel next-20200324,
to support newer hardware blocks when syncing the device tree files.

The last non-merge commit to touch it was

    0dc14b013f79 ("clk: rockchip: add clock id for watchdog pclk on rk3328")

Reviewed-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
Tested-by: Loic Devulder &lt;ldevulder@suse.com&gt;
Tested-by: Peter Geis &lt;pgwipeout@gmail.com&gt;
Signed-off-by: Chen-Yu Tsai &lt;wens@csie.org&gt;
</content>
</entry>
<entry>
<title>Merge https://gitlab.denx.de/u-boot/custodians/u-boot-sh</title>
<updated>2020-04-29T14:39:18Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2020-04-29T14:39:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6864fc8704661878294d1f0f981f47e864ef470f'/>
<id>urn:sha1:6864fc8704661878294d1f0f981f47e864ef470f</id>
<content type='text'>
- rmobile gen2/gen3 DTS sync and defconfig consolidation
</content>
</entry>
<entry>
<title>ARM: dts: rmobile: Synchronize Gen2 DTs with Linux 5.6.2</title>
<updated>2020-04-28T19:34:51Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut+renesas@gmail.com</email>
</author>
<published>2020-04-04T13:21:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=329267fad2fd6358e9a8660a18dce5a43e6d8a16'/>
<id>urn:sha1:329267fad2fd6358e9a8660a18dce5a43e6d8a16</id>
<content type='text'>
Synchronize R-Car Gen2 device trees with Linux 5.6.2,
commit 9fbe5c87eaa9b72db08425c52c373eb5f6537a0a .

Signed-off-by: Marek Vasut &lt;marek.vasut+renesas@gmail.com&gt;
Cc: Nobuhiro Iwamatsu &lt;iwamatsu@nigauri.org&gt;
</content>
</entry>
<entry>
<title>Merge tag 'u-boot-amlogic-20200428' of https://gitlab.denx.de/u-boot/custodians/u-boot-amlogic</title>
<updated>2020-04-28T14:09:16Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2020-04-28T14:09:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=221c4d982698d9f537237108f779b8174ce24c87'/>
<id>urn:sha1:221c4d982698d9f537237108f779b8174ce24c87</id>
<content type='text'>
- fix sd-emmc controller A init on G12A/G12B/SM1 SoCs
- add GXBB USB PHY driver
- enable access to SPI NOR Flash on VIM2 and VIM3/VIM3L boards
- fix USB PHYs Power-Up on on VIM3/VIM3L boards
</content>
</entry>
</feed>
