<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/include/linux/clk, branch v2020.04-rc2</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/include/linux/clk?h=v2020.04-rc2</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/include/linux/clk?h=v2020.04-rc2'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2019-07-19T06:24:51Z</updated>
<entry>
<title>clk: sifive: Sync-up WRPLL library with upstream Linux</title>
<updated>2019-07-19T06:24:51Z</updated>
<author>
<name>Anup Patel</name>
<email>Anup.Patel@wdc.com</email>
</author>
<published>2019-06-25T06:31:08Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c236802696ec2ad3b9110d7db9e601c27e61e8bc'/>
<id>urn:sha1:c236802696ec2ad3b9110d7db9e601c27e61e8bc</id>
<content type='text'>
Now that SiFive clock driver is merged in upstream Linux, we
sync-up WRPLL library used by SiFive clock driver with upstream
Linux sources.

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>clk: sifive: Factor-out PLL library as separate module</title>
<updated>2019-07-19T06:24:51Z</updated>
<author>
<name>Anup Patel</name>
<email>Anup.Patel@wdc.com</email>
</author>
<published>2019-06-25T06:31:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d04c79d2b238e857c1b1f45a78d173152792b371'/>
<id>urn:sha1:d04c79d2b238e857c1b1f45a78d173152792b371</id>
<content type='text'>
To match SiFive clock driver with latest Linux, we factor-out PLL
library as separate module under drivers/clk/analogbits.

Signed-off-by: Anup Patel &lt;anup.patel@wdc.com&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
</feed>
