<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/include/versalpl.h, branch v2021.01</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/include/versalpl.h?h=v2021.01</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/include/versalpl.h?h=v2021.01'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2019-10-08T07:11:14Z</updated>
<entry>
<title>arm64: versal: fpga: Add PL bit stream load support</title>
<updated>2019-10-08T07:11:14Z</updated>
<author>
<name>Siva Durga Prasad Paladugu</name>
<email>siva.durga.paladugu@xilinx.com</email>
</author>
<published>2019-08-05T10:24:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=26e054c943a7348904a8b432fc9a85185b0861c7'/>
<id>urn:sha1:26e054c943a7348904a8b432fc9a85185b0861c7</id>
<content type='text'>
This patch adds PL bitstream load support for Versal platform. The PL
bitstream is loaded by making an SMC to ATF which in turn communicates
with platform firmware which configures and loads PL bitstream on to PL.

Signed-off-by: Siva Durga Prasad Paladugu &lt;siva.durga.paladugu@xilinx.com&gt;
Signed-off-by: Michal Simek &lt;michal.simek@xilinx.com&gt;
</content>
</entry>
</feed>
