summaryrefslogtreecommitdiff
path: root/contrib/apps/httpserver
diff options
context:
space:
mode:
authorEmanuele Ghidoli <[email protected]>2026-05-28 15:49:06 +0200
committerTom Rini <[email protected]>2026-06-10 14:49:55 -0600
commite65a87e959166e250a486b67ca23270272741643 (patch)
treeb87484adca7e97022743b98dae2409a9fbe409c0 /contrib/apps/httpserver
parent6c636eabbde7f7915fe37c84395b23c61c66ce64 (diff)
serial: lpuart: Fix RX FIFO Enable bitmask
The Receive FIFO Enable (RXFE) field in the LPUART FIFO register is bit 3 on all supported architectures. The define has been wrong since it was introduced: for non-i.MX8/i.MXRT it set bit 6, which on LS102xA is read-only-as-zero, so the bug went unnoticed. NXP confirmed bit 3 is correct everywhere, so drop the ARCH-based selection. Link: https://github.com/nxp-imx/uboot-imx/commit/9498bcc514737269bb0ca436f775460741ab8199 Link: https://lore.kernel.org/u-boot/[email protected]/ Fixes: 6209e14cb026 ("serial: lpuart: add 32-bit registers lpuart support") Signed-off-by: Emanuele Ghidoli <[email protected]> Reviewed-by: Francesco Dolcini <[email protected]> Reviewed-by: Sébastien Szymanski <[email protected]>
Diffstat (limited to 'contrib/apps/httpserver')
0 files changed, 0 insertions, 0 deletions