summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2025-10-29board/qualcomm: add debug config fragment for SM6350Luca Weiss
Add a fragment similar to others to enable earlycon. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29qcom_defconfig: Enable SM6350 clock and pinctrl driversLuca Weiss
Enable the drivers so that SM6350 devices can boot with qcom_defconfig. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29gpio: qcom: Support GPIOs on PM6350 PMICLuca Weiss
The GPIOs on PM6350 work fine using the qcom_spmi_gpio driver and enables the use of the Volume Up button Fairphone 4 smartphone. Signed-off-by: Luca Weiss <[email protected]>
2025-10-29regulator: qcom-rpmh-regulator: add support for pm6150l regulatorsLuca Weiss
Add the pm6150l regulator data found on the Qualcomm SM6350 platform. The tables are imported from the Linux driver. The SMPS regulators were not added now. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29phy: qcom: Add SM6350 to QMP UFS PHY driverLuca Weiss
The UFS on SM6350 can reuse the SDM845 configuration, just like in Linux. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29iommu: qcom-smmu: Add qcom,sm6350-smmu-500 compatibleLuca Weiss
This SoC doesn't have the generic compatible. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29drivers: pinctrl: Add Qualcomm SM6350 TLMM driverLuca Weiss
Add support for TLMM pin controller block (Top Level Mode Multiplexer) on SM6350 SoC, with support for special pins. Correct pin configuration is required for working debug UART and eMMC/SD cards. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29clk/stub: add sm6350-rpmh clockLuca Weiss
Stub the RPMh clock controller on SM6350. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29clk/qcom: Add SM6350 clock driverLuca Weiss
Add Clock driver for the GCC block found in the SM6350 SoC. Reviewed-by: Casey Connolly <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: Luca Weiss <[email protected]>
2025-10-29qcom_defconfig: enable watchdog commandPaul Sajna
CONFIG_WDT and CONFIG_WDT_QCOM were previously added in https://source.denx.de/u-boot/u-boot/-/commit/530764de9fc8539cd2354501e9c42804bc4c4dac U-Boot and Linux pet the watchdog by default, but it's helpful to also have the command to control the watchdog, (CONFIG_CMD_WDT) so it can be manually disabled by the user, for example, if the kernel is expected to stall during debugging with kgdb. Signed-off-by: Paul Sajna <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Link: https://lore.kernel.org/r/20250923-qcom_config_enable_cmd_wdt-v1-1-70cccf9f01e3@postmarketos.org Signed-off-by: Casey Connolly <[email protected]>
2025-10-29board/qualcomm: add debug config fragment for MSM8953Luca Weiss
Add a fragment similar to others to enable earlycon. Signed-off-by: Luca Weiss <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29doc: board/qualcomm: Clean up debug options for QUP UARTLuca Weiss
CONFIG_BAUDRATE is not relevant for the QUP driver, and neither is CONFIG_DEBUG_UART_SKIP_INIT so remove them from the doc. Signed-off-by: Luca Weiss <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29serial: msm-geni: Update kconfig name for DEBUG_UART_MSM_GENILuca Weiss
The previous description "Qualcomm snapdragon" barely tells the user anything, update the name so that it's clear which configs the user can choose between, namely the older QUP driver, or the newer GENI driver. Signed-off-by: Luca Weiss <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29clk/qcom: sm8250: Remove unused definesLuca Weiss
Clean up some defines which are not used in the driver. Signed-off-by: Luca Weiss <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29pinctrl: qcom: sc7280: Fix offset of UFS_RESETLuca Weiss
There's no WEST, SOUTH or NORTH in sc7280 pinctrl. Fix the offset of the ufs_reset pin. Fixes: 51ec7fdb64b ("pinctrl: qcom: add sc7280 pinctrl driver") Signed-off-by: Luca Weiss <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29gpio: qcom_spmi: add pm660lDavid Wronek
This is used for the volume keys on some SDM670 devices. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: David Wronek <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29qcom_defconfig: enable pinctrl for sdm670David Wronek
Enable the SDM670 pinctrl driver. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: David Wronek <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29pinctrl: qcom: add sdm670 pinctrl driverDavid Wronek
Add a pinctrl driver for the TLMM block found in the SDM670 SoC. Signed-off-by: David Wronek <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29clk/qcom: sdm845: add support for sdm670David Wronek
The global clock controller on SDM670 is similar to SDM845, so let's add support here. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: David Wronek <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29clk/stub: add sdm670 rpmh clockDavid Wronek
Necessary for MMC to successfully probe all clocks. Reviewed-by: Neil Armstrong <[email protected]> Signed-off-by: David Wronek <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29phy: qcom: Rework Kconfig logic around MSM8916_USB_PHYTom Rini
This PHY driver is required by USB_EHCI_MSM and not useful on its own. Rather than have it be a prompted option, it should (and currently is) select'd by USB_EHCI_MSM. Remove the prompt for this option and then correct the dependency chain (it must select PHY). Signed-off-by: Tom Rini <[email protected]> Reviewed-by: Casey Connolly <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29gpio: qcom: qcom_spmi_gpio: add compatible for pm6150lJens Reidel
Add support for the GPIOs in the PM6150L to the new driver. Signed-off-by: Jens Reidel <[email protected]> Reviewed-by: Neil Armstrong <[email protected]> Reviewed-by: Casey Connolly <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-29qcom_defconfig: Enable meminfo command with mappingAbbarapu Venkatesh Yadav
Enable meminfo command to be able to see where things are mapped. Signed-off-by: Abbarapu Venkatesh Yadav <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Casey Connolly <[email protected]>
2025-10-28MAINTAINERS: update my email addressRaymond Mao
Update my email address in the maintainers list. Signed-off-by: Raymond Mao <[email protected]>
2025-10-28Revert "clk: Return value calculated by ERR_PTR"Tom Rini
This reverts commit 644b4650ee57c429bede77f44752cc867dac0e00. While the intention of the above commit is correct, it leads to test failures in CI that need to be addressed at the same time. Signed-off-by: Tom Rini <[email protected]>
2025-10-28spi: altera_spi: Add missing <time.h> to altera_spi.cTom Rini
This driver references the get_timer macro while relying on an indirection inclusion of <time.h>. Add the missing include directly. Signed-off-by: Tom Rini <[email protected]>
2025-10-28spi: Tighten some spi driver dependenciesTom Rini
A few spi drivers cannot build without access to some platform specific header files. Express those requirements in Kconfig as well. Signed-off-by: Tom Rini <[email protected]>
2025-10-28clk: Tighten some clock driver dependenciesTom Rini
A few clock drivers cannot build without access to some platform specific header files. Express those requirements in Kconfig as well. Signed-off-by: Tom Rini <[email protected]>
2025-10-28x86: Rename arch/x86/include/asm/pnp_def.h to include/pnp_def.hTom Rini
There is nothing x86-centric in this include file, and moving it will allow for some drivers to be compile-tested on sandbox. Signed-off-by: Tom Rini <[email protected]>
2025-10-28mtd: nvmxip: Make use of LBAF for printing lbaint_tTom Rini
When printing the contents of an lbaint_t variable we need to use LBAF to print it in order to get the correct format type depending on 32 or 64bit-ness. Signed-off-by: Tom Rini <[email protected]>
2025-10-28mtd: spi: sf_dataflash.c: Make use of 'z' for printing size_tTom Rini
When printing the contents of an size_t variable we need to use z prefix to the format character in order to get the correct format type depending on 32 or 64bit-ness. Signed-off-by: Tom Rini <[email protected]>
2025-10-28mtd: Correct dependency on SYS_FLASH_CHECKSUMTom Rini
This feature requires that CFG_SYS_FLASH_BASE is defined and this in turn is only done in the case of FLASH_CFI_DRIVER && !CFI_FLASH or in other words, when DM_MTD is not enabled. Signed-off-by: Tom Rini <[email protected]>
2025-10-28mtd: Add function prototype for mtd_read_oob_bf(...)Tom Rini
The function mtd_read_oob_bf is called by cmd/nand.c but does not have a prototype in any header. Add this to include/linux/mtd/mtd.h as that is the most logical place currently. Fixes: 1fac57720719 ("nand: Add a watch command") Signed-off-by: Tom Rini <[email protected]>
2025-10-28clk: Add missing <dm/device.h> to include/clk.hTom Rini
In this header we make direct references to some dm/device.h functions while not including the header directly. Add the missing include. Signed-off-by: Tom Rini <[email protected]>
2025-10-28mtd: nand: Prevent dereference of NULL pointerAndrew Goodbody
In nand_wait_ready there is a loop that includes a NULL check for chip->dev_ready before it is dereferenced. Use a NULL check once the loop is exited as well to cover the case where it exits due to a timeout and it is therefore not known if chip->dev_ready is NULL or not. This issue found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]> Reviewed-by: Michael Trimarchi <[email protected]>
2025-10-28cmd: mtd: Prevent use of uninitialised variableAndrew Goodbody
ret maybe used uninitialised in some cases so instead initialise it first to prevent this. This issue was found by Smatch. Fixes: 9671243e8d10 (cmd: mtd: Use the subcmd infrastructure to declare mtd sub-commands) Signed-off-by: Andrew Goodbody <[email protected]> Reviewed-by: Quentin Schulz <[email protected]>
2025-10-28spi: spi-uclass: Use unwind gotoAndrew Goodbody
In _spi_get_bus_and_cs the check for stacked parallel support needing multiple chip select support does a direct return on error. Instead it should set the error code in ret and then use the unwind goto. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28spi: fspi: Logical or used instead of logical andAndrew Goodbody
In erratum_err050568 the test for apllicability uses logical or to check multiple chip IDs but this means the test will always evaluate to true as at least 1 term will always be true. Logical and should have been used so that the expression evaluates to true if all terms are true which would mean that no chip ID of interest was in use. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28spi: npcm-fiu: Remove repeated testAndrew Goodbody
In npcm_fiu_uma_operation to enter a code block nbytes must be non-zero. So testing for nbytes inside the code block is redundant and can be removed. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28spi: ich: Do not use uninitialised valueAndrew Goodbody
In ich_spi_exec_op_swseq the variable with_address is only assigned a value in the case of op->addr.nbytes being non-zero. Initialise with_address to zero. so that it is always valid. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28Merge patch series "spi: cadence_qspi: Fix Smatch reported issues"Tom Rini
Andrew Goodbody <[email protected]> says: Smatch reported issues with an off by 1 error in a test for a timeout and also an error exit that did not set an error code. Link: https://lore.kernel.org/r/[email protected]
2025-10-28clk: Return value calculated by ERR_PTRAndrew Goodbody
In clk_set_default_get_by_id ret is passed to ERR_PTR but nothing is done with the value that this calculates which is obviously not the intention of the code. This is confirmed by the code around where this function is called. Instead return the value from ERR_PTR. This issue found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]> Acked-by: Quentin Schulz <[email protected]>
2025-10-28Merge patch series "clk: versaclock: Fix two issues found by Smatch"Tom Rini
Andrew Goodbody <[email protected]> says: Should return value calculated by ERR_PTR as calling code attempts to check for it. Also do not dereference a pointer that could be an error pointer before checking it with IS_ERR. Link: https://lore.kernel.org/r/[email protected]
2025-10-28mmc: owl_mmc: Do not dereference data before NULL checkAndrew Goodbody
In owl_mmc_prepare_data there is a NULL check for the pointer data but it happens after data has already been dereferenced. Refactor the code so that the NULL check happens before any code dereferences data. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28gpio: intel_gpio: Initialise or0 and or1Andrew Goodbody
In intel_gpio_set_flags the two variables or0 and or1 may be used uninitialised. Correct this by setting initial values in the declaration. Also there is no need to use '|=' when the initial value is 0 and there is only one assignment performed to each variable so just use '=' instead. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28spi: cadence_qspi: Do not return unset error codeAndrew Goodbody
In spi_calibration if the low range fails to calibrate then the code attempted to return the variable err but this has not been set in this case. Instead just return -EIO. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28spi: cadence_qspi: Off by 1 in test for timeoutAndrew Goodbody
In cadence_qspi_apb_exec_flash_cmd the test for a timeout uses a post-decrement on the variable retry which will result in a value of -1 after the loop exit, or it would if the variable were signed. To fix this make retry a signed variable and test its value for being equal to -1. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28clk: versaclock: Use IS_ERR check before dereferenceAndrew Goodbody
In versaclock_probe vc5->pin_xin may be an error pointer so need to check with IS_ERR before attempting to dereference it. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-28clk: versaclock: return value calculated by ERR_PTRAndrew Goodbody
In versaclock_get_name -ENOMEM is passed to ERR_PTR but nothing is done with the value that this calculates which is obviously not the intention of the code. This is confirmed by the code around where this function is called. Instead return the value from ERR_PTR. This issue was found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]>
2025-10-27Prepare v2026.01-rc1v2026.01-rc1Tom Rini
Signed-off-by: Tom Rini <[email protected]>