summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2025-07-22km: qrio: fix set_gpio read/modify/writeTomas Alvarez Vanoli
Setting GPIO by reading the value of the GPRT register, toggling the correct bit and then writing it causes input values to transfer to the output. Here's how (example): 1) set gpio 17 and 18 as input. 2) set gpio 17 output value to 0 (read gprt, change 17 to 0, write). 3) set gpio 18 output value to 0 (read gprt, change 18 to 0, write). The problem here is that because we set 17 as input, and it's a pull-up, when we read gprt in step 3, the bit 17 will be 1 and not 0. Instead of doing read/write/modify, the solution is to keep track internally of the user set GPIOs, and replace the read step with this static variable. Signed-off-by: Tomas Alvarez Vanoli <[email protected]> Signed-off-by: Holger Brunck <[email protected]>
2025-07-22fastboot: Fix off by 1 errorAndrew Goodbody
strlen only reports length of string not including terminating 0 byte but this has to be included in length of receiving buffer on copy so adjust length check to be correct. This issue found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]> Reviewed-by: Mattijs Korpershoek <[email protected]>
2025-07-22drivers: fastboot: Add support for SPI flash memoryAriel D'Alessandro
Fastboot currently supports MMC and NAND flash devices. Similarly, extend the support to SPI flash memories. Note that in this initial implementation, partitions on the device are not supported yet, but raw partitions can be set in U-Boot environment. To define a raw partition descriptor, add an environment variable similar to the MMC case: ``` fastboot_raw_partition_<raw partition name>=<offset> <size> ``` for example: ``` fastboot_raw_partition_boot=0x0 0x1000000 ``` Signed-off-by: Ariel D'Alessandro <[email protected]> Reviewed-by: Mattijs Korpershoek <[email protected]>
2025-07-22include: env: ti_common: remove bootm_sizeBryan Brattlof
As the size of 64b ARM kernels, DTs, vendor firmware, and initial ram disks continues to grow, the 256MB size limit set aside for image processing by the bootm command has become too small for some K3 reference boards. For ARMv7 removing this limit could introduce issues so move the bootm_size variable to ti_armv7_keystone2.env and remove the limit for any board using a TI K3 SoC. Signed-off-by: Bryan Brattlof <[email protected]>
2025-07-22binman: Fix typing for python >= 3.7Yannic Moog
To get the [] annotation working with python 3.7 and 3.8, import annotations. Reported-by: Tim Harvey <[email protected]> Fixes: 21bc3433a43d ("binman: rework dropping absent entries from packaged image") Reviewed-by: Bryan Brattlof <[email protected]> Signed-off-by: Yannic Moog <[email protected]> Tested-by: Tim Harvey <[email protected]>
2025-07-22lmb: Remove unreachable codeAndrew Goodbody
Code after a break is unreachable so remove it. Signed-off-by: Andrew Goodbody <[email protected]>
2025-07-22arm: fix lmb region reservation when PRAM is definedHolger Brunck
PRAM usage is not taken into account when reserving lmb for ARM architecture, this means that predefined PRAM region is marked as reserved by the architecture and cannot be used by other users. Signed-off-by: Holger Brunck <[email protected]>
2025-07-22board: toradex: Fix variant (wifi/non-wifi) selectionFrancesco Dolcini
Do not dereference NULL, when "variant" env variable is not present. Signed-off-by: Francesco Dolcini <[email protected]>
2025-07-22configs: KASLR OPTEE RNG support for K3 devicesGokul Praveen
KASLR, or Kernel Address Space Layout Randomization, is a security feature in the Linux kernel that randomizes the memory location where the kernel is loaded during boot. OP-TEE RNG is a Random Number Generator (RNG) component within the Open Portable Trusted Execution Environment (OP-TEE) which provides a random number to U-BOOT and U-BOOT provides this random number as seed value to the LINUX kernel for KASLR. Add KASLR OPTEE RNG support across K3 devices by enabling the required configs. Signed-off-by: Gokul Praveen <[email protected]> Reviewed-by: Bryan Brattlof <[email protected]> Reviewed-by: Manorit Chawdhry <[email protected]>
2025-07-21MAINTAINERS: Update email of Anatolij GustschinAnatolij Gustschin
Use new email for community work. Also remove my capricorn SoM maintainer entry since I do not have access to this hardware anymore. Signed-off-by: Anatolij Gustschin <[email protected]>
2025-07-19Merge tag 'doc-202510-rc1' of ↵Tom Rini
https://source.denx.de/u-boot/custodians/u-boot-efi Pull request doc-202510-rc1 Documentation: * describe Dragonwing IQ8 board building/flashing * move PXE README into HTML documentation * PXE: mention extlinux.conf and sysboot * correct references in x86-fit-boot.rst
2025-07-19Merge tag 'i2c-for-2025.10-take2' of ↵Tom Rini
https://source.denx.de/u-boot/custodians/u-boot-i2c i2c updates for v2025.10 - i2c Kconfig updates from Tom - add some driver dependencies - added missing include delay.h in iproc_i2c.c - i2c: muxes: Add PCA9541 i2c arbitrator driver from Padmarao Begari - pca954x: add pca9545 support from Frank Wunderlich - cmd: i2c: fix build when CFG_SYS_I2C_NOPROBES defined with DM_I2C From Holger Brunck
2025-07-19doc: PXE: mention extlinux.conf and sysbootFiona Klute
These use the same format as PXE boot. Signed-off-by: Fiona Klute <[email protected]> Cc: Tom Rini <[email protected]>
2025-07-19doc: PXE usage: move environment variables to a separate sectionFiona Klute
This works better with RST formatting, and avoids duplication. Signed-off-by: Fiona Klute <[email protected]> Cc: Tom Rini <[email protected]>
2025-07-19doc: move PXE README into usage documentationFiona Klute
This is only a reformatting, with a few grammar fixes (capitalization, and a missing "is" and "be" added each). Signed-off-by: Fiona Klute <[email protected]> Cc: Tom Rini <[email protected]>
2025-07-19doc: correct references in x86-fit-boot.rstHeinrich Schuchardt
Correct the references for * the x86 boot protocol description * the FIT file format Signed-off-by: Heinrich Schuchardt <[email protected]>
2025-07-19doc: board: qualcomm: document Dragonwing IQ8 board building/flashingBalaji Selvanathan
Introducing documentation support for Qualcomm Dragonwing IQ8 QCS8300 board. Documents the build and flashing steps. Signed-off-by: Balaji Selvanathan <[email protected]>
2025-07-18kbuild: Don't mandate gcc as the host compilerMark Kettenis
Systems that use clang may not have gcc installed. Set HOSTCC to cc and HOSTCXX to c++ like we did before to make those systems work again. Fixes: 5f520875bdf0 ("kbuild: Bump the build system to 5.1") Signed-off-by: Mark Kettenis <[email protected]>
2025-07-18python: requirements.txt: Update a few modules for security issuesTom Rini
The GitHub dependabot tool has reported a number of issues recently with some modules that we use. While unlikely to be exploitable in the way we use them, update various libraries to the latest. Reported-by: GitHub dependabot Signed-off-by: Tom Rini <[email protected]>
2025-07-18misc: Remove DS4510 driverTom Rini
As no platforms use this driver anymore and it's not been converted from to DM_I2C for use, remove it. Fixes: ed7fe2bee12a ("ppc: Remove xpedite boards") Signed-off-by: Tom Rini <[email protected]>
2025-07-18drivers: misc: Remove pca9551_led driverTom Rini
This driver has not been converted to DM_I2C and the last platform that used it was removed as well. Remove the driver. Fixes: 4bbcec08ebec ("arm: Remove mx6dlarm2 board") Signed-off-by: Tom Rini <[email protected]>
2025-07-18sandbox: Add dummy sync()Tom Rini
In order to compile more drivers, add an empty sync() function. Signed-off-by: Tom Rini <[email protected]>
2025-07-18input: Tighten dependency requirements for TEGRA_KEYBOARDTom Rini
This driver requires headers which only exist on Tegra. Express that requirement in Kconfig as well. Signed-off-by: Tom Rini <[email protected]>
2025-07-18misc: Tighten requirements on IHS_FPGA driverTom Rini
This driver requires that the gdsys legacy driver option also be enabled in order to build. Express that requirement in Kconfig as well. Signed-off-by: Tom Rini <[email protected]>
2025-07-17Merge tag 'u-boot-imx-master-20250717' of ↵Tom Rini
https://gitlab.denx.de/u-boot/custodians/u-boot-imx CI: https://source.denx.de/u-boot/custodians/u-boot-imx/-/pipelines/27088 - Add support for the i.MX95 B0 version. - Enable standard boot for phycore-imx8mp. - Kconfig fixes for i.MX MMC and FSL_SEC_MON. - Support 4Gb single die variant of the i.MX8MM Venice board.
2025-07-17Merge branch 'master' of https://source.denx.de/u-boot/custodians/u-boot-riscvTom Rini
CI: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/27087 - Board: mpfs_icicle: Fix board_fit_config_name_match and disable DEBUG_UART - Board: Add SD card support to the Beagle-V-Fire - Board: Add support for TH1520-integrated GMACs
2025-07-17Merge tag 'mmc-2025-07-16' of ↵Tom Rini
https://source.denx.de/u-boot/custodians/u-boot-mmc Drop unused kona_sdhci driver Tighten config dependencies and a minor cleanup
2025-07-17mmc: Remove unused kona_sdhci driverTom Rini
As no platforms use this driver anymore, remove it. Signed-off-by: Tom Rini <[email protected]> Signed-off-by: Peng Fan <[email protected]>
2025-07-17mmc: Tighten some mmc driver dependenciesTom Rini
A large number of mmc drivers cannot build without access to some platform specific header files. Express those requirements in Kconfig as well. Signed-off-by: Tom Rini <[email protected]> Acked-by: Peng Fan <[email protected]> Signed-off-by: Peng Fan <[email protected]>
2025-07-17mmc: Take cleanup path to free memory on error exitAndrew Goodbody
Instead of returning -EINVAL directly which will not call the cleanup path to free memory, fix the code to set the error and then goto the cleanup code. This issue found by Smatch. Signed-off-by: Andrew Goodbody <[email protected]> Reviewed-by: Peng Fan <[email protected]> Signed-off-by: Peng Fan <[email protected]>
2025-07-17venice: display DRAM MR registers and decoding if debug enabledTim Harvey
While this is interesting and useful for debugging there isn't extremely useful information so we will only show it if debug is enabled. Signed-off-by: Tim Harvey <[email protected]>
2025-07-17venice: lpddr4_timing_imx8mm: update ddr phy config for mscale_v3.10Tim Harvey
Update the ddr phy config values to those created by the mscale_v3.10 tool. The original values were obtained using mscale_v3.10. The v3.10 tool removed ddr phy register values of 0x0. This has no functional change but makes comparing and patching ddr configuration easier in addition to slightly shrinking the DRAM config size. Signed-off-by: Tim Harvey <[email protected]>
2025-07-17venice: lpddr4_timing_imx8mm: add 4gb single die supportTim Harvey
Add dram support for the MT53E1G32D2FW-046 RevC part which is a single die 32Gbit density part vs RevA/B which were dual-die parts: - use a previously unused EEPROM byte to denote a variant of the base config to be patched - add a dram description string - return the board struct from eeprom_init and pass it to the spl_dram_init function so that it has access to the EEPROM - move ddr_init into the spl_dram_init so that it can be patched in the per-soc init function Signed-off-by: Tim Harvey <[email protected]>
2025-07-17venice: lpddr4_timing_imx8mm: add DDRC_ADDRMAP7 configTim Harvey
Add the configuration register for DDRC_ADDRMAP7 which was added in the RAP spreadsheet v19. This has no functional change but allows DRAM configuration to be patched in a later commit. Signed-off-by: Tim Harvey <[email protected]>
2025-07-17armv8: ls1043a: make some erratas dependent from USBHolger Brunck
These erratas are only useful if USB is enabled. If it is disabled these erratas might cause issues. Signed-off-by: Holger Brunck <[email protected]>
2025-07-17soc: imx8ulp: Add celsius unit for temperatureDavid Zang
Make temperature unit (celsius) more clear to reduce confusion. Signed-off-by: David Zang <[email protected]>
2025-07-17nxp: Move FSL_SEC_MON related options to arch/Kconfig.nxpTom Rini
The options related to FSL_SEC_MON are part of the chain of trust related options and should be under that menu, so move it there. Furthermore we don't need to prompt for the driver itself but do need to allow for configuration of the monitor endianess. Signed-off-by: Tom Rini <[email protected]>
2025-07-17arm: imx: Remove unused mxcmmc driverTom Rini
As no platforms use this driver anymore, remove it. Signed-off-by: Tom Rini <[email protected]>
2025-07-17brppt2: Use the correct MMC driverTom Rini
As part of splitting the i.MX parts of FSL_ESDHC out from the more legacy parts, the FSL_ESDHC_IMX symbol was added. This platform is the only one which was not converted correctly. Fixes: e37ac717d796 ("Convert to use fsl_esdhc_imx for i.MX platforms") Signed-off-by: Tom Rini <[email protected]>
2025-07-17phycore-imx8mp: Enable standard bootLeonard Anderweit
Enable standard boot for the phycore-imx8mp and use it as default. Add all variables required for standard boot to the environment. Signed-off-by: Leonard Anderweit <[email protected]> Tested-by: Martin Schwan <[email protected]> Reviewed-by: Peng Fan <[email protected]>
2025-07-17imx95_evk: Add i.MX95 B0 supportAlice Guo
i.MX95 B0 uses image container format v2 and needs DUMMY_DDR so that update imximage.cfg and container.cfg for it. Signed-off-by: Alice Guo <[email protected]>
2025-07-17spl: imx: Add support for new PQC containerYe Li
To support PQC container format which is used for post quantum authentication on new i.MX parts like i.MX94 The major changes compared to legacy container format is in signature block, new container tag and version, and new alignment of container header. Signed-off-by: Ye Li <[email protected]> Signed-off-by: Jacky Bai <[email protected]> Signed-off-by: Alice Guo <[email protected]> Acked-by: Peng Fan <[email protected]>
2025-07-17tools: imx8image: Add 2 new commands CMD_CNTR_VERSION and CMD_DUMMY_DDRAlice Guo
i.MX95 B0 uses image container format v2, and `one container header occupies 0x4000, so that CMD_CNTR_VERSION needs to be added. The purpose of CMD_DUMMY_DDR is to create a dummy image entry in boot container prior the DDR OEI image entry. ROM reads the address of DUMMY DDR image entry and passes it to DDR OEI in OEI entry function as parameter value, in order to indicate the offset of training data with the boot container. Signed-off-by: Alice Guo <[email protected]>
2025-07-17arm: imx: Update ELE get_info structure for i.MX94Ye Li
Since i.MX94, the ELE get_info structure is updated to add OEM PQC SRK hash, so update it. Signed-off-by: Ye Li <[email protected]> Signed-off-by: Jacky Bai <[email protected]> Signed-off-by: Alice Guo <[email protected]> Acked-by: Peng Fan <[email protected]>
2025-07-17configs: th1520_lpi4a: Enable network supportYao Zi
Enable the network stack, the designware ethernet driver and corresponding glue driver. The Lichee Pi 4A board ships two RTL8211F phys, both attached to GMAC 0, thus support for Realtek phys and DM support for MDIO devices are enabled as well. Signed-off-by: Yao Zi <[email protected]> Reviewed-by: Leo Yu-Chi Liang <[email protected]>
2025-07-17riscv: dts: th1520: Describe GMACs and enable them on Lichee Pi 4AYao Zi
TH1520 SoC ships two MAC controllers based on Designware Ethernet IP that are capable of Gigabit operation. Describe them in SoC devicetree and enable them for Lichee Pi 4A. Signed-off-by: Yao Zi <[email protected]> Acked-by: Leo Yu-Chi Liang <[email protected]>
2025-07-17drivers: net: Add T-Head DWMAC glue layerYao Zi
The Designware IP integrated in TH1520 SoC requires extra clock configuration to operate correctly. The Linux kernel's T-Head DWMAC glue driver is ported and adapted to U-Boot's API. Signed-off-by: Yao Zi <[email protected]> Acked-by: Leo Yu-Chi Liang <[email protected]>
2025-07-17riscv: cpu: th1520: Limit upper RAM boundary to 4 GiBYao Zi
TH1520 SoC ships DMA peripherals that could only reach the first 32-bit range of memory, for example, the GMAC controllers. Let's limit the usable top of RAM below 4GiB to ensure DMA allocations are accessible to all peripherals. Signed-off-by: Yao Zi <[email protected]> Reviewed-by: Leo Yu-Chi Liang <[email protected]>
2025-07-17clk: thead: th1520-ap: Correctly handle flags for dividersYao Zi
Unlike the gate clocks which make no use of flags, most dividers in TH1520 SoC are one-based, thus are applied with CLK_DIVIDER_ONE_BASED flag. We couldn't simply ignore the flag, which causes wrong results when calculating the clock rates. Add a member to ccu_div_internal for defining the flags, and pass it to divider_recalc_rate(). With this fix, frequency of all the clocks match the Linux kernel's calculation. Fixes: e6bfa6fc94f ("clk: thead: Port clock controller driver of TH1520 SoC") Signed-off-by: Yao Zi <[email protected]> Acked-by: Leo Yu-Chi Liang <[email protected]>
2025-07-17spi: coreqspi: add xfer function for PolarFire SoCEoin Dickson
Add xfer function to PolarFire SoC coreqspi driver. The read and write operations are limited to one byte at a time instead of four as CMD18 (multiple block read) reads garbage when four byte ops are enabled. Signed-off-by: Eoin Dickson <[email protected]> Acked-by: Leo Yu-Chi Liang <[email protected]>