| Age | Commit message (Collapse) | Author |
|---|
|
This patch adds support for the EMIF4 interface
available in the AM35x processors.
Signed-off-by: Vaibhav Hiremath <[email protected]>
Signed-off-by: Sanjeev Premi <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
Consolidated SDRC related functions into one file - sdrc.c
And also replaced sdrc_init with generic memory init
function (mem_init), this generalization of omap memory setup
is necessary to support the new emif4 interface introduced in AM3517.
Signed-off-by: Vaibhav Hiremath <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
initialized for CS1
From: Vaibhav Hiremath <[email protected]>
The patch makes sure that size for SDRC CS1 gets calculated
only when the CS1 SDRC is initialized.
Signed-off-by: Vaibhav Hiremath <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
Fix MX51 CPU detect message.
Original string was:
CPU: Freescale i.MX51 family 3.0V at 800 MHz
which can be misinterpreted as 3.0 Volts instead of the silicon revision.
,change it to:
CPU: Freescale i.MX51 family rev3.0 at 800 MHz
Signed-off-by: Fabio Estevam <[email protected]>
|
|
The lowlevel_init file contained some hard-coded values
to setup the RAM. These board related values are moved into
the board configuration file.
Signed-off-by: Stefano Babic <[email protected]>
|
|
Because of s5pc1xx gpio is same as s5p seires SoC,
move gpio functions to drvier/gpio/
and modify structure's name from s5pc1xx_ to s5p_.
Signed-off-by: Minkyu Kang <[email protected]>
|
|
Signed-off-by: Peter Tyser <[email protected]>
|
