| Age | Commit message (Collapse) | Author |
|
During misc_init_r, make sure to setup the clocks
properly for the USB hub on the pandaboard. With
this in place, the USB hub and the ethernet works
on the pandaboard.
Signed-off-by: Chris Lalancette <[email protected]>
Acked-by: Aneesh V <[email protected]>
|
|
Fix trailing white space, indentation by spaces instead of TABs,
excessive blank lines, trailing blank lines.
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
This commit enables support for USB Gadgets on the Exynos4210 (C210 Universal)
reference target.
Signed-off-by: Lukasz Majewski <[email protected]>
Signed-off-by: Kyungmin Park <[email protected]>
Cc: Minkyu Kang <[email protected]>
CC: Remy Bohmer <[email protected]>
|
|
Signed-off-by: Wolfgang Grandegger <[email protected]>
Cc: Stefano Babic <[email protected]>
Cc: Remy Bohmer <[email protected]>
Cc: Wolfgang Grandegger <[email protected]>
Cc: Jason Liu <[email protected]>
V2: Fix spacing in crm_regs.h
|
|
This commit enables support for USB Gadgets on the GONI
reference target.
Signed-off-by: Lukasz Majewski <[email protected]>
Signed-off-by: Kyungmin Park <[email protected]>
Cc: Minkyu Kang <[email protected]>
Cc: Remy Bohmer <[email protected]>
|
|
Signed-off-by: Stefan Herbrechtsmeier <[email protected]>
CC: Marek Vasut <[email protected]>
CC: Remy Bohmer <[email protected]>
|
|
Signed-off-by: Stefan Herbrechtsmeier <[email protected]>
CC: Marek Vasut <[email protected]>
CC: Remy Bohmer <[email protected]>
|
|
This moves SPL to common location so it can be reused by multiple boards. Also,
this commit adjusts M28 SoM to avoid breakage due to the move.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Wolfgang Denk <[email protected]>
Cc: Detlev Zundel <[email protected]>
Cc: Stefano Babic <[email protected]>
|
|
i.MX6Q is freescale quad core processors with ARM cortex_a9 complex.
This patch is to add the initial support for this processor.
Signed-off-by: Jason Liu <[email protected]>
Cc:Stefano Babic <[email protected]>
|
|
As per new naming convention for Samsung SoC's, all Cortex-A9 and Cortex-A15
based SoC's will be classified under the name Exynos. Cortex-A9 and Cortex-A15
based SoC's will be sub-classified as Exynos4 and Exynos5 respectively.
In order to better adapt and reuse code across various upcoming Samsung Exynos
based boards, all uses of s5pc210 prefix/suffix/directory-names are renamed in
this patch. s5pc210 is renamed as exynos4210 and S5PC210/s5pc210 suffix/prefix
are renamed as exynos4/EXYNOS4.
Signed-off-by: Chander Kashyap <[email protected]>
Signed-off-by: Minkyu Kang <[email protected]>
|
|
Some SOCs have do not start up with their 'main' CPU. The first U-Boot
code may then be executed with a CPU which does not have a CP15, or not a
useful one.
Here we split the initialization of CP15 into a separate call, which can
be performed later if required.
Once the main CPU is running, you should call cpu_init_cp15() to perform
this init as early as possible.
Existing ARMv7 boards which define CONFIG_SKIP_LOWLEVEL_INIT should not
need to change, this CP15 init is still skipped in that case. The only
impact for these boards is that the cpu_init_cp15() will be available
even if it is never used on these boards.
Signed-off-by: Simon Glass <[email protected]>
Signed-off-by: Tom Warren <[email protected]>
|
|
Fix:
clocks.c: In function 'setup_post_dividers':
clocks.c:175: warning: comparison is always true due to limited range of
data type
clocks.c:177: warning: comparison is always true due to limited range of
data type
clocks.c:179: warning: comparison is always true due to limited range of
data type
clocks.c:181: warning: comparison is always true due to limited range of
data type
clocks.c:183: warning: comparison is always true due to limited range of
data type
clocks.c:185: warning: comparison is always true due to limited range of
data type
clocks.c:187: warning: comparison is always true due to limited range of
data type
clocks.c:189: warning: comparison is always true due to limited range of
data type
Signed-off-by: Anatolij Gustschin <[email protected]>
Cc: sricharan <[email protected]>
Cc: Tom Rini <[email protected]>
|
|
The serial driver for iMX SOCs is continuosly changed if a
new SOC or not yet used port is used. CONFIG_SYS_<SOC>_<UART Port>
defines were used only to find the base address for the selected UART.
Instead of that, move the base address to the board configuration
file and drop all #ifdef from driver.
Signed-off-by: Stefano Babic <[email protected]>
CC: Marek Vasut <[email protected]>
CC: Wolfgang Denk <[email protected]>
CC: Fabio Estevam <[email protected]>
CC: Helmut Raiger <[email protected]>
CC: John Rigby <[email protected]>
CC: Matthias Weisser <[email protected]>
CC: Jason Liu <[email protected]>
Acked-by: Jason Liu <[email protected]>
|
|
Some functions were internal to the apbh dma driver, so annotate them static.
Some of the functions weren't used at all so drop them. This makes the U-Boot
binary smaller by about 1500 bytes.
Signed-off-by: Marek Vasut <[email protected]>
Cc: Stefano Babic <[email protected]>
Cc: Wolfgang Denk <[email protected]>
Acked-by: Stefano Babic <[email protected]>
|
|
Add an SPL_BOARD_INIT hook and for OMAP3 have it turn on i2c. OMAP4
doesn't need i2c enabled in SPL. Enable SPL_BOARD_INIT on devkit8000.
Cc: Frederik Kriewitz <[email protected]>
Signed-off-by: Tom Rini <[email protected]>
|
|
Add Hynix 200MHz timing information to <asm/arch-omap3/mem.h>.
This also changes CONFIG_SYS_TEXT_BASE to 0x80100000.
Signed-off-by: Tom Rini <[email protected]>
|
|
This introduces 200MHz Micron parts timing information based on x-loader
to <asm/arch-omap3/mem.h> and Numonyx MCFG calculation. The memory init
logic is also based on what x-loader does in these cases. Note that
while previously u-boot would be flashed in with SW ECC in this case it
now must be flashed with HW ECC. We also change CONFIG_SYS_TEXT_BASE to
0x80100000.
Cc: Dirk Behme <[email protected]>
Beagleboard rev C5, xM rev A:
Tested-by: Tom Rini <[email protected]>
Beagleboard xM rev C:
Tested-by: Matt Ranostay <[email protected]>
Beagleboard rev B7, C2, xM rev B:
Tested-by: Matt Porter <[email protected]>
Signed-off-by: Tom Rini <[email protected]>
|
|
A number of boards are populated with a PoP chip for both DDR and NAND
memory. Other boards may simply use this as an easy way to identify
board revs. So we provide a function that can be called early to reset
the NAND chip and return the result of NAND_CMD_READID. All of this
code is put into spl_id_nand.c and controlled via CONFIG_SPL_OMAP3_ID_NAND.
Signed-off-by: Tom Rini <[email protected]>
|
|
This changes to making the board be responsible for providing the
memory initialization timings in SPL and converts the devkit8000
to this framework. In SPL we try and initialize both CS0 and CS1.
Cc: Frederik Kriewitz <[email protected]>
Signed-off-by: Tom Rini <[email protected]>
|
|
Signed-off-by: Tom Rini <[email protected]>
|
|
This adds the optimal SDRC autorefresh control register values for
100Mhz, 133MHz, 165MHz and 200MHz clocks. We switch to using this
to provide the default 165MHz value.
Signed-off-by: Tom Rini <[email protected]>
|
|
This adds an MCFG macro to calculate the correct value, similar to
the ACTIMA/ACTIMB macros and adds a comment that all of the potential
values here are documented in the TRM. Then we convert the Micron
value to use this macro.
Signed-off-by: Tom Rini <[email protected]>
|
|
This function doesn't exist for omap3
Signed-off-by: Tom Rini <[email protected]>
|
|
Expand the "enable the config" comment to explain what the bit shifts
are and define out two of the magic numbers.
Signed-off-by: Tom Rini <[email protected]>
|
|
Signed-off-by: Heiko Schocher <[email protected]>
Acked-by: Tom Rini <[email protected]>
Cc: Sandeep Paulraj <[email protected]>
Cc: Tom Rini <[email protected]>
Cc: Albert ARIBAUD <[email protected]>
Cc: Christian Riesch <[email protected]>
|
|
move struct davinci_rtc to arch/arm/include/asm/arch-davinci/hardware.h
and add RTC_KICK0R_WE, RTC_KICK1R_WE defines,
so they are global useable.
Signed-off-by: Heiko Schocher <[email protected]>
Cc: Sandeep Paulraj <[email protected]>
|
|
Up to now nearly every davinci board has separate code for the
definition of pinmux configurations. This patch adds pinmux
configurations for the DA850 SoCs to the arch tree which may later
be used for all DA850 based boards.
Signed-off-by: Christian Riesch <[email protected]>
Cc: Sandeep Paulraj <[email protected]>
Cc: Heiko Schocher <[email protected]>
Cc: Mike Frysinger <[email protected]>
Acked-by: Heiko Schocher <[email protected]>
|
|
Signed-off-by: Christian Riesch <[email protected]>
Cc: Sandeep Paulraj <[email protected]>
Cc: Heiko Schocher <[email protected]>
Cc: Sudhakar Rajashekhara <[email protected]>
Cc: Syed Mohammed Khasim <[email protected]>
Cc: Sughosh Ganu <[email protected]>
Cc: Nick Thompson <[email protected]>
Cc: Stefano Babic <[email protected]>
Acked-by: Heiko Schocher <[email protected]>
Acked-by: Nick Thompson <[email protected]>
|
|
AM3517 specific CONTROL_PADCONF_* defines moved from board-specific
files to <asm/arch-omap3/mux.h>
Signed-off-by: Ilya Yanok <[email protected]>
|
|
AM35xx has DaVinci-compatible EMAC.
Signed-off-by: Ilya Yanok <[email protected]>
|
|
DaVinci EMAC is found not only on DaVinci SoCs but on some OMAP3 SoCs
also. This patch moves common defines from arch-davinci/emac_defs.h to
drivers/net/davinci_emac.h
DaVinci specific PHY drivers hacked to include the new header. We might
want to switch to phylib in future.
Signed-off-by: Ilya Yanok <[email protected]>
|
|
Signed-off-by: Aneesh V <[email protected]>
|
|
Cc: Tom Rini <[email protected]>
Cc: Albert Aribaud <[email protected]>
Signed-off-by: Aneesh V <[email protected]>
Acked-by: Tom Rini <[email protected]>
|
|
Signed-off-by: Marek Vasut <[email protected]>
|
|
Signed-off-by: Marek Vasut <[email protected]>
|
|
Signed-off-by: Marek Vasut <[email protected]>
|
|
This patch replaces the HAWKBOARD_KICK{0,1}_UNLOCK defines by
DV_SYSCFG_KICK{0,1}_UNLOCK.
The kick register values are not hawkboard specific but may be used
for all davinci boards. In commit f3c149d6c6e5ba8dd72baa86fe527837e4fb0e9a
new defines for these values wer introduced.
Signed-off-by: Christian Riesch <[email protected]>
Cc: Syed Mohammed Khasim <[email protected]>
Cc: Sughosh Ganu <[email protected]>
Cc: Sandeep Paulraj <[email protected]>
|
|
Change my old email address which is no longer valid.
Signed-off-by: Stelian Pop <[email protected]>
Signed-off-by: Anatolij Gustschin <[email protected]>
|
|
Signed-off-by: Heiko Schocher <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
- Cleanup a lot of fix values, and use defines instead.
- Also make some values configurable through the board config
file.
- delete the NAND_SPL code for da850, as it is not used actually
- remove the asm code
Signed-off-by: Heiko Schocher <[email protected]>
Cc: Wolfgang Denk <[email protected]>
Cc: Sandeep Paulraj <[email protected]>
Cc: Albert ARIBAUD <[email protected]>
Cc: Tom Rini <[email protected]>
Cc: Christian Riesch <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
Configuration header(CH) is 512 byte header attached to an OMAP
boot image that will help ROM code to initialize clocks, SDRAM
etc and copy U-Boot directly into SDRAM. CH can help us in
by-passing SPL and directly boot U-boot, hence it's an alternative
for SPL. However, we intend to support both CH and SPL for OMAP4/5.
Initialization done through CH is limited and is not equivalent
to that done by SPL. So U-Boot has to distinguish between the
two cases and handle them accordingly. This patch takes care
of doing this.
Signed-off-by: sricharan <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
Add the emif configurations required for omap5 soc.Add the
correct ddr part configurations required for omap5 evm board.
EDB8164B3PH from ELPIDA is the part used on the board.
Also changes are done to retain some part of the code
common for OMAP4/5 and keep only the remaining in the Soc
specific directories.
Signed-off-by: sricharan <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
Adding the correct configurations required for
dplls, clocks, for omap5 Soc.
Also changes are done to retain some part of the code common
for OMAP4/5 and move only the remaining to the Soc specific
directories.
Signed-off-by: sricharan <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
This patch adds the minimal support for OMAP5. The platform and machine
specific headers and sources updated for OMAP5430.
OMAP5430 is Texas Instrument's SOC based on ARM Cortex-A15 SMP architecture.
It's a dual core SOC with GIC used for interrupt handling and SCU for cache
coherency.
Also moved some part of code from the basic platform support that can be made
common for OMAP4/5. Rest is kept out seperately. The same approach is followed
for clocks and emif support in the subsequent patches.
Signed-off-by: sricharan <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
Fixing them here so that when the files are reused in
subsequent patches for omap5, avoids new checkpatch
warnings.
Signed-off-by: sricharan <[email protected]>
Signed-off-by: Sandeep Paulraj <[email protected]>
|
|
* Cleanup register definitions by introducing new regs-uart.h, compliant with
rest of U-Boot.
* Remove old register definitions from pxa-regs.h
* Convert serial_pxa to new regs-uart.h
* Cleanup serial_pxa
Signed-off-by: Marek Vasut <[email protected]>
|
|
Use proper IO accessor for GPR register.
Signed-off-by: Fabio Estevam <[email protected]>
Acked-by: Stefano Babic <[email protected]>
|
|
Signed-off-by: Marek Vasut <[email protected]>
Cc: Stefano Babic <[email protected]>
Cc: Wolfgang Denk <[email protected]>
Cc: Detlev Zundel <[email protected]>
Cc: Remy Bohmer <[email protected]>
|
|
Signed-off-by: Marek Vasut <[email protected]>
Cc: Stefano Babic <[email protected]>
Cc: Wolfgang Denk <[email protected]>
Cc: Detlev Zundel <[email protected]>
|
|
Signed-off-by: Marek Vasut <[email protected]>
Cc: Stefano Babic <[email protected]>
Cc: Wolfgang Denk <[email protected]>
Cc: Detlev Zundel <[email protected]>
|