| Age | Commit message (Collapse) | Author |
|---|
|
|
|
current PHY initalization code (tftp timeouts all the time). This commit
temporarily disables PHY initalization sequence to make the networking
operational, until a fix is found.
|
|
remove asm code
|
|
|
|
|
|
|
|
|
|
Some device trees have a mac-address property, some have local-mac-address,
and some have both. To support all of these device trees, ftp_cpu_setup()
should write the MAC address to mac-address and local-mac-address, if they
exist.
Signed-off-by: Timur Tabi <[email protected]>
Acked-by: Grant Likely <[email protected]>
|
|
MPC5200B systems are incorrectly reported as MPC5200 in U-Boot start-up
message. Use PVR to distinguish between the two variants, and print proper CPU
information.
Signed-off-by: Grzegorz Wianecki <[email protected]>
Signed-off-by: Bartlomiej Sieka <[email protected]>
Signed-off-by: Grant Likely <[email protected]>
|
|
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
|
|
|
|
|
|
* Cleaned up the CDS PCI Config Tables and added NULL entries to
the end
* Fixed PCIe LAWBAR assignemt to use the cpu-relative address
* Fixed 85xx PCI code to assign powar region sizes based on the
config values (rather than hard-coding them)
* Fixed the 8548 CDS PCI2 IO to once again have 0 as the base address
Signed-off-by: Andy Fleming <[email protected]>
|
|
This included some changes to common files:
* Add 8568 processor SVR to various places
* Add support for setting the qe bus-frequency value in the dts
* Add the 8568MDS target to the Makefile
Signed-off-by: Andy Fleming <[email protected]>
|
|
Signed-off-by: James Yang <[email protected]>
Signed-off-by: Jon Loeliger <[email protected]>
|
|
Define CFG_DDR_SDRAM_CLK_CNTL for the MPC8349E-mITX and MPC8349E-mITX-GP.
This allows ddr->sdram_clk_cntl to be properly initialized. This is necessary
on some ITX boards, notably those with a revision 3.1 CPU.
Also change spd_sdram() in cpu/mpc83xx/spd_sdram.c to not write anything into
ddr->sdram_clk_cntl if CFG_DDR_SDRAM_CLK_CNTL is not defined.
Signed-off-by: Timur Tabi <[email protected]>
Acked-by: Michael Benedict <[email protected]>
Signed-off-by: Kim Phillips <[email protected]>
|
|
and fix CPU: to align with Board: display text.
Signed-off-by: Kim Phillips <[email protected]>
|
|
Clarified that conversion is to DRAM clocks rather than platform clocks.
Made function static to spd_sdram.c.
Signed-off-by: James Yang <[email protected]>
Signed-off-by: Jon Loeliger <[email protected]>
|
|
|
|
|
|
Signed-off-by: Matthias Fuchs <[email protected]>
|
|
Changed the code to read the registers and calculate the clock
rates, rather than using a "switch" statement.
Idea from Andrew Klossner <[email protected]>
Signed-off-by: Andy Fleming <[email protected]>
|
|
e500v2 and newer cores support 1G page sizes.
Signed-off-by: Ed Swarthout <[email protected]>
Signed-off-by: Andy Fleming <[email protected]>
|
|
Signed-off-by: Ed Swarthout <[email protected]>
Signed-off-by: Andy Fleming <[email protected]>
|
|
Enable single-bit error counter when memory was cleared by ddr controller.
Signed-off-by: Ed Swarthout <[email protected]>
Signed-off-by: Andy Fleming <[email protected]>
|
|
Some device trees have a mac-address property, some have local-mac-address,
and some have both. To support all of these device trees, ftp_cpu_setup()
should write the MAC address to mac-address and local-mac-address, if they
exist.
Signed-off-by: Timur Tabi <[email protected]>
|
|
* Cleaned up the TSR[WIS] clearing
* Cleaned up DMA initialization
Signed-off-by: Ed Swarthout <[email protected]>
Signed-off-by: Jon Loeliger <[email protected]>
Acked-by: Andy Fleming <[email protected]>
|
|
Recognize new SVR values, and add a few register definitions
Signed-off-by: Ed Swarthout <[email protected]>
Signed-off-by: Jon Loeliger <[email protected]>
Acked-by: Andy Fleming <[email protected]>
|
|
The following patch fixes the e500 v2 core reset bug.
For e500 v2 core, a new reset control register is added to reset the
processor.
Signed-off-by: Roy Zang <[email protected]>
|
|
Remove the fixed TLB and LAW entry nubmer. Use actually TLB and LAW
entry number to control the loop. This can reduce the potential risk
for the 85xx processor increasing its TLB adn LAW entry number.
Signed-off-by: Swarthout Edward <[email protected]>
Signed-off-by: Roy Zang <[email protected]>
|
|
Board code can now request the generic setup code rather than having to
copy-and-paste it for themselves. Boards should be converted to use this
once they're tested with it.
Signed-off-by: Scott Wood <[email protected]>
|
|
Signed-off-by: Scott Wood <[email protected]>
|
|
Rather than misleadingly define PVR_83xx as the specific type of 83xx
being built for, the PVR of each core revision is defined. checkcpu() now
prints the core that it detects, rather than aborting if it doesn't find
what it thinks it wants.
Signed-off-by: Scott Wood <[email protected]>
|
|
Signed-off-by: Scott Wood <[email protected]>
|
|
|
|
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
Some device trees have a mac-address property, some have local-mac-address,
and some have both. To support all of these device trees, ftp_cpu_setup()
should write the MAC address to mac-address and local-mac-address, if they
exist.
Signed-off-by: Timur Tabi <[email protected]>
Signed-off-by: Jon Loeliger <[email protected]>
|
|
Signed-off-by: Kim Phillips <[email protected]>
Signed-off-by: Jon Loeliger <[email protected]>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Now 405EZ ports also show upon bootup from which boot device
they are configured to boot:
U-Boot 1.2.0-gd3832e8f-dirty (Apr 18 2007 - 07:47:05)
CPU: AMCC PowerPC 405EZ Rev. A at 199.999 MHz (PLB=133, OPB=66, EBC=66 MHz)
Bootstrap Option E - Boot ROM Location EBC (32 bits)
16 kB I-Cache 16 kB D-Cache
Board: Acadia - AMCC PPC405EZ Evaluation Board
Signed-off-by: Stefan Roese <[email protected]>
|
|
Use "setter" functions instead of flags, cleaner and more flexible.
It also fixes the problem noted by Timur Tabi that the ethernet MAC
addresses were all being set incorrectly to the same MAC address.
|
|
|
