| Age | Commit message (Collapse) | Author |
|---|
|
Identification Register (CIR).
|
|
Conflicts:
drivers/cfi_flash.c
The patch by Heiko Schocher <[email protected]> on Jan, 19, 2007
fixes cfi_driver bug for mpc7448hpc2 board. The default cfi_driver can support
mpc7448hpc2 board.
|
|
|
|
The EBC Configuration Register is now by CFG_EBC_CFG definable
Added JFFS2 support for the SC3 board.
Signed-off-by: Heiko Schocher <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
Some code cleanup.
|
|
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
Also display enabled/disabled RAID 6 support for 440SP/440SPe PPC's.
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Heiko Schocher <[email protected]>
|
|
|
|
This patch fixes a problem with an incorrect setup for the refresh
timer of the 44x DDR controller in the file cpu/ppc4xx/sdram.c
Signed-off-by: Stefan Roese <[email protected]>
|
|
This code will optimize the DDR2 controller setup on a board specific
basis.
Note: This code doesn't work right now on the NAND booting image for the
Sequoia board, since it doesn't fit into the 4kBytes for the SPL image.
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
|
|
Signed-off-by: Heiko Schocher <[email protected]>
|
|
Signed-off-by: Heiko Schocher <[email protected]>
|
|
|
|
multiplier table can not refect the real PLL clock behavior of these
processors. Please refer to the hardware specification for detailed
information of the corresponding processors.
Signed-off-by: Roy Zang <[email protected]>
|
|
The original search_one_table() function code can only processes the search
for the exception occurring in FLASH/ROM, because the exception and fixup
table usually locate in FLASH. If the exception address is also in
FLASH, it will be OK.
If the exception occurs in RAM, after the u-boot relocation, a
relocation offset should be added.
clean up the code in cpu/74xx_7xx/cpu.c
Signed-off-by: Roy Zang <[email protected]>
|
|
The conflicts due to a new mpc7448 p3m7448 board is in the main tree.
Merge branch 'master' into hpc2
Conflicts:
MAKEALL
cpu/74xx_7xx/cpu.c
cpu/74xx_7xx/cpu_init.c
cpu/74xx_7xx/speed.c
|
|
(1) remove some C++ comments.
(2) remove trailing white space.
(3) remove trailing empty line.
(4) Indentation by table.
(5) remove {} in one line condition.
(6) add space before '(' in function call.
Remove some weird printf () output.
Add necessary comments.
Modified Makefile to support building in a separate directory.
|
|
|
|
|
|
The soc node of the mpc52xx needs to be loaded with the IPB bus frequency,
not the XLB frequency.
This patch depends on the previous patches for MPC52xx device tree support
Signed-off-by: Grant Likely <[email protected]>
Signed-off-by: Sylvain Munaut <[email protected]>
|
|
This patch adds support for the Prodrive P3M750 (PPC750 & MV64460)
and the P3M7448 (MPC7448 & MV64460) PMC modules. Both modules are
quite similar and share the same board directory "prodrive/p3mx"
and the same config file "p3mx.h".
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
Implement various code style fixes and similar changes.
Signed-off-by: Timur Tabi <[email protected]>
|
|
Merge branch 'master' into hpc2
Conflicts:
drivers/cfi_flash.c
|
|
This patch adds the code and configuration necessary to boot with an
arch/powerpc Linux kernel.
Signed-off-by: Grant Likely <[email protected]>
Acked-by: Jon Loeliger <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
Patch below corrects the setting of the zmiifer register, it was
overwritting the register rather than ORing the settings.
Signed-off-by: Neil Wilson <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
to choose between the old and the generic OHCI drivers.
|
|
and adapted board configs TQM5200 and yosemite accordingly. This commit
also makes the maximum number of root hub ports configurable
(CFG_USB_OHCI_MAX_ROOT_PORTS).
|
|
Fixed cpu/ppc4xx/start.S for 440EPx Errata: further corrects PPC440EPx
errata 1.12: 440_33 by moving patch up in code.
Signed-off-by: Jeff Mann <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
Update the 83xx tree to use I2C support in drivers/fsl_i2c.c. Delete
cpu/mpc83xx/i2c.c, include/asm-ppc/i2c.h, and all references to those files.
Added multiple I2C bus support to fsl_i2c.c.
Signed-off-by: Timur Tabi <[email protected]>
|
|
Replace all instances of CFG_IMMRBAR with CFG_IMMR, so that the 83xx
tree matches the other 8xxx trees.
Signed-off-by: Timur Tabi <[email protected]>
|
|
|
|
The 834x rev1.x silicon has one CPU5 errata.
The issue is when the data cache locked with
HID0[DLOCK], the dcbz instruction looks like no-op inst.
The right behavior of the data cache is when the data cache
Locked with HID0[DLOCK], the dcbz instruction allocates
new tags in cache.
The 834x rev3.0 and later and 8360 have not this bug inside.
So, when 834x rev3.0/8360 are working with ECC, the dcbz
instruction will corrupt the stack in cache, the processor will
checkstop reset.
However, the 834x rev1.x can work with ECC with these code,
because the sillicon has this cache bug. The dcbz will not
corrupt the stack in cache.
Really, it is the fault code running on fault sillicon.
This patch fix the incorrect dcbz operation. Instead of
CPU FP writing to initialise the ECC.
CHANGELOG:
* Fix the incorrect dcbz operation instead of CPU FP
writing to initialise the ECC memory. Otherwise, it
will corrupt the stack in cache, The processor will checkstop
reset.
Signed-off-by: Dave Liu <[email protected]>
|
|
Update 83xx OF code to update local-mac-address properties
for ethernet instead of the obsolete 'address' property.
|
