| Age | Commit message (Collapse) | Author |
|---|
|
This reverts commit ca9c8a1e10fac01e6a1129f82a7ce18bd818fa43,
which causes compile warnings ("large integer implicitly truncated
to unsigned type") on all systems that use this driver. The warning
results from passing long constants (TX_CFG, RX_CFG) into
smc911x_set_mac_csr() which is declared to accept "unsigned
character" arguments only.
Being close to a release, with nobody available to actually test the
code or the suggested fixes, it seems better to revert the patch.
|
|
This patch fixes MDIO clock setup in case when OPB frequency is 100MHz.
Current code assumes that the value of sysinfo.freqOPB is 100000000
when OPB frequency is 100MHz. In reality it is 100000001. As a result
MDIO clock is set to incorrect value, larger than 2.5MHz, thus violating
the standard. This in not a problem on boards equipped with Marvell PHYs
(e.g. Canyonlands), since those PHYs support MDIO clocks up to 8.3MHz,
but can be a problem for other PHYs (e.g. Realtek ones).
Signed-off-by: Felix Radensky <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
When PCI device use system memory, some PCI host controller should be
set physical memory address.
Signed-off-by: Yoshihiro Shimoda <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
eth_halt() function in the smc911x drivers used to call the
smc911x_reset() function. eth_halt() used to be called after
tftp transfers. This used to put the ethernet chip in reset
while the linux boots up resulting in the ethernet driver
not coming up. NFS boot used to fail as a result.
This patch calls smc911x_shutdown() instead of smc911x_reset().
Some comments received has also been fixed.
Signed-off-by: Manikandan Pillai <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Some boards do not have SROM support for the DM9000 network adapter.
Instead of listing these board names in the driver code, make this
option configurable from the board config file.
It also removes a build warning for the at91sam9261ek board:
'dm9000x.c:545: warning: 'read_srom_word' defined but not used'
And it repaires the trizepsiv board build which was broken around the
same routines
Signed-off-by: Remy Bohmer <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
If the MAX address is given by the environment, write it back to the
hardware.
Signed-off-by: Daniel Mack <[email protected]>
Cc: Sascha Hauer <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Make the U-Boot dm9000 driver read addresses from EEPROM just
like Linux does ... read six bytes, instead of reading twelve
bytes and then discarding every other one.
Using the right Ethernet address is a big win.
Signed-off-by: David Brownell <[email protected]>
Acked-by: Jean-Christophe PLAGNIOL-VILLARD <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
Fix the problem that cannot access actual data when CPU data cache enabled.
Signed-off-by: Yoshihiro Shimoda <[email protected]>
Tested-by: Nobuhiro Iwamatsu <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
Do not initialize phy on startup, instead initialize it
when we actually need it.
Signed-off-by: Sascha Hauer <[email protected]>
|
|
cs8900.c: In function 'eth_init':
cs8900.c:164: warning: passing argument 2 of 'eth_getenv_enetaddr' from incompatible pointer type
cs8900.c:165: error: invalid operands to binary <<
cs8900.c:166: error: invalid operands to binary <<
cs8900.c:167: error: invalid operands to binary <<
Signed-off-by: Ladislav Michl <[email protected]>
Acked-by: Jean-Christophe PLAGNIOL-VILLARD <[email protected]>
|
|
AT91sam9g20 is an evolution of the at91sam9260 with a faster clock speed.
The AT91SAM9G20-EK board is an updated revision of the AT91SAM9260-EK board.
It is essentially the same, with a few minor differences.
Here is the chip page on Atmel website:
http://www.atmel.com/dyn/products/product_card.asp?part_id=4337
Signed-off-by: Justin Waters <[email protected]>
Signed-off-by: Nicolas Ferre <[email protected]>
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <[email protected]>
|
|
The environment is the canonical storage location of the mac address, so
we're killing off the global data location and moving everything to
querying the env directly.
Also, do not bother checking the EEPROM if the env is setup. This
simplifies the code greatly.
Signed-off-by: Mike Frysinger <[email protected]>
Signed-off-by: Wolfgang Dnek <[email protected]>
CC: Ben Warren <[email protected]>
CC: Rolf Offermanns <[email protected]>
CC: Erik Stahlman <[email protected]>
CC: Daris A Nevil <[email protected]>
CC: Sascha Hauer <[email protected]>
|
|
The environment is the canonical storage location of the mac address, so
we're killing off the global data location and moving everything to
querying the env directly.
The sh_eth driver can also be simplified a bit by using enetaddr member of
the eth_device structure.
Signed-off-by: Mike Frysinger <[email protected]>
CC: Nobuhiro Iwamatsu <[email protected]>
CC: Carlos Munoz <[email protected]>
CC: Ben Warren <[email protected]>
|
|
The environment is the canonical storage location of the mac address, so
we're killing off the global data location and moving everything to
querying the env directly.
The cs8900 driver also changes slightly in that the hardware is not
consulted if the mac address in the env is sane.
Signed-off-by: Mike Frysinger <[email protected]>
CC: Marius Groeger <[email protected]>
CC: Ben Warren <[email protected]>
|
|
The environment is the canonical storage location of the mac address, so
we're killing off the global data location and moving everything to
querying the env directly.
Since the address is in the PLM_DEVICE_BLOCK structure already, there is
no need to pass the NodeAddress as a second parameter. So drop the second
argument to the LM_SetMacAddress() function (and update the tigon3 driver
accordingly).
Signed-off-by: Mike Frysinger <[email protected]>
CC: Ben Warren <[email protected]>
|
|
The environment is the canonical storage location of the mac address, so
we're killing off the global data location and moving everything to
querying the env directly.
The drivers that get converted here:
3c589
4xx_enet
dc2114x
dm9000x
enc28j60
fsl_mcdmafec
ks8695eth
mcffec
rtl8019
rtl8169
s3c4510b_eth
xilinx_emac
xilinx_emaclite
Signed-off-by: Mike Frysinger <[email protected]>
CC: Ben Warren <[email protected]>
CC: Rolf Offermanns <[email protected]>
CC: Stefan Roese <[email protected]>
CC: Sascha Hauer <[email protected]>
CC: TsiChung Liew <[email protected]>
CC: Greg Ungerer <[email protected]>
CC: Xue Ligong <[email protected]>
CC: Masami Komiya <[email protected]>
CC: Curt Brune <[email protected]>
CC: Michal SIMEK <[email protected]>
|
|
Since the on-chip MAC does not have an eeprom or similar interface, force
all Blackfin boards that use this driver to setup the board data with a
proper MAC.
Signed-off-by: Mike Frysinger <[email protected]>
CC: Ben Warren <[email protected]>
|
|
sh_eth_reset is function to reset Ether IP.
The MAC address is stored in IP, but it is initialized by this function.
OS (e.g. Linux Kernel) can not use this device when initialized.
This revises this problem.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
|
|
Set a non-zero speed in the MII register so that MII commands will work.
Signed-off-by: Jon Smirl <[email protected]>
|
|
Commit af1c2b84 added a generic phy support, with an ID of zero
and a 32 bit mask; meaning that it will match on any PHY ID.
The problem is that there is a test that checked if a matching
PHY was found, and if not, it printed the non-matching ID.
But since there will always be a match (on the generic PHY,
worst case), this test will never trip.
In the case of a misconfigured PHY address, or of a PHY that
isn't explicitly supported outside of the generic support,
you will never see the ID of 0xffffffff, or the ID of the
real (but unsupported) chip. It will silently fall through
onto the generic support.
This change makes that test useful again, and ensures that
the selection of generic PHY support doesn't happen without
some sort of notice. It also makes it explicitly clear that
the generic PHY must be last in the PHY table.
Signed-off-by: Paul Gortmaker <[email protected]>
Acked-by: Andy Fleming <[email protected]>
|
|
The smc911x driver has a lot of useful defines/functions which can be used
by pieces of code (such as example eeprom programmers). Rather than
forcing each place to duplicate these defines/functions, split them out
of the smdc911x driver into a local header.
Signed-off-by: Mike Frysinger <[email protected]>
Acked-by: Ben Warren <[email protected]>
CC: Sascha Hauer <[email protected]>
CC: Guennadi Liakhovetski <[email protected]>
CC: Magnus Lilja <[email protected]>
CC: Ben Warren <[email protected]>
|
|
Added the struct containing PHY settings for the Vitesse VSC8211 phy to
the phy_info list in tsec.c
Signed-off-by: Pieter Henning <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
|
|
Added new CONFIG options for the three type of MAC-PHY interconnect and
applied them all relevant board config files
Signed-off-by: Ben Warren <[email protected]>
|
|
SOFT_RESET must be asserted for at least 3 TX clocks. Usually, that's about 30
clock cycles, so it's been mostly working. But we had no guarantee, and at
slower bitrates, it's just over a microsecond (over 1000 clock cycles). This
enforces a 2 microsecond gap between assertion and deassertion.
Signed-off-by: Andy Fleming <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
100Mbs ethernet does not work on sh7763 chips due to the wrong value being
used in the GECMR register. Following diff fixes the problem
Signed-off-by: Simon Munton <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Driver for Dave DNET ethernet controller (used on Dave/DENX
QongEVB-LITE board).
Signed-off-by: Ilya Yanok <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
Modified mii_init to support boards with PHYs that are not set to
autonegotiate, but still want to use u-boot's mii commands to probe
the smi bus. Such PHYs will not set the Autonegotiate-done bit.
Signed-off-by: Richard Retanubun <[email protected]>
|
|
Redo how pointers are managed to get rid of ugly casts and strict pointer
aliasing issues that are highlighted by gcc 4.3.
Signed-off-by: Mike Frysinger <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
No point in having a Blackfin-specific define "CONFIG_BFIN_MAC_RMII" that
does exactly the same thing as common "CONFIG_RMII".
Signed-off-by: Mike Frysinger <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
Rather then defining our own DEBUGF(), just use the common debug().
Signed-off-by: Mike Frysinger <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
Rather than having the on-chip MAC hardcoded to phy address 1 and a speed
of 2.5mhz, use these as defaults if the board doesn't specify otherwise.
Signed-off-by: Mike Frysinger <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
Cleanup and rewrite the MII/PHY related functions so that we can reuse the
existing common linux/miiphy.h code and hook into the `mii` command.
Signed-off-by: Mike Frysinger <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
Rather than hardcoding MDCDIV to 24 (which is correct for ~125mhz SCLK),
use the real algorithm so it gets set correctly regardless of SCLK.
Signed-off-by: Mike Frysinger <[email protected]>
Acked-by: Ben Warren <[email protected]>
|
|
|
|
This patch adds support for searching through available PHY-addresses in
the macb-driver. This is needed for the ATEVK1100 evaluation board,
where the PHY-address will be initialized to either 1 or 7.
This patch adds a config option, CONFIG_MACB_SEARCH_PHY, which when
enabled tells the driver to search for the PHY address.
Signed-off-by: Gunnar Rangoy <[email protected]>
Signed-off-by: Paul Driveklepp <[email protected]>
Signed-off-by: Olav Morken <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
This patch adjusts the LED control so that interrupt lines are not reading LEDs
and effectively causing indefinite interrupts to the controller.
Signed-off-by: Ron Madrid <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Signed-off-by: Michal Simek <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Adds support more Blackfin parts and fixes broken muxing for older ones.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Signed-off-by: Stefan Althoefer <[email protected]>
|
|
sh_eth used old network API. This patch changed new API.
Signed-off-by: Nobuhiro Iwamatsu <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
This patch changes the reg_read/_write to smc911x_reg_read/_write
and defines then as weak so that they can be overridden by board
specific version.
This will be used by the upcoming VCTH board support.
Signed-off-by: Stefan Roese <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
This patch tries to ensure that phy interrupt pin
won't be asserted after booting. We experienced
following issues with current 88E1121R phy init:
Marvell 88E1121R phy can be hardware-configured
to share MDC/MDIO and interrupt pins for both ports
P0 and P1 (e.g. as configured on socrates board).
Port 0 interrupt pin will be shared by both ports
in such configuration. After booting Linux and
configuring eth0 interface, port 0 phy interrupts
are enabled. After rebooting without proper eth0
interface shutdown port 0 phy interrupts remain
enabled so any change on port 0 (link status, etc.)
cause assertion of the interrupt. Now booting Linux
and configuring eth1 interface will cause permanent
phy interrupt storm as the registered phy 1 interrupt
handler doesn't acknowledge phy 0 interrupts. This
of course should be fixed in Linux driver too.
Signed-off-by: Anatolij Gustschin <[email protected]>
Acked-by: Andy Fleming <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
All CF platforms' mii.c are consolidated into one
Signed-off-by: TsiChung Liew <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Also changed path in all linker scripts that reference this driver
Signed-off-by: Ben Warren <[email protected]>
Acked-by: Stefan Roese <[email protected]>
|
|
Patch to fix buffer allocation size and alignment. Buffer needs to be u32 aligned and
PKTSIZE_ALIGN bytes long.
Acked-by: Michal Simek <[email protected]>
Signed-off-by: Ben Warren <[email protected]>
|
|
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
Conflicts:
board/freescale/mpc8536ds/mpc8536ds.c
include/configs/mgcoge.h
Signed-off-by: Wolfgang Denk <[email protected]>
|
