summaryrefslogtreecommitdiff
path: root/port/dwc2
AgeCommit message (Expand)Author
2022-09-17remove dwc dcache cleansakumisu
2022-09-14add interface altsetting structsakumisu
2022-09-12fix urb and pipe pointer check ordersakumisu
2022-09-12give up dcache enable macrosakumisu
2022-09-09refactor usb host stack: hcd api, hub process and usb no cache ram processsakumisu
2022-08-21update dwc2 iso transfersakumisu
2022-08-20add ep_enable param to check if ep is enable when transfersakumisu
2022-08-18fix pktcnt when read len is zerosakumisu
2022-08-17remove comments to reduce rowssakumisu
2022-08-14add dcache invalidate for async transfersakumisu
2022-08-12delete workqsakumisu
2022-08-11add some delay to keep host power stablesakumisu
2022-08-10set chan result enxio when calls disconnect irqsakumisu
2022-07-31add nocache ram config when enable dcachesakumisu
2022-07-28refactor dcd api and ep in/out irq callback processsakumisu
2022-06-29add dwc2 hs support,fix fifo read writesakumisu
2022-06-25remove align4 addr checksakumisu
2022-06-23update dwc2 dcache processsakumisu
2022-06-22disable batterysakumisu
2022-06-17update dwc2 intr transfersakumisu
2022-06-16update dwc2 hcd driversakumisu
2022-06-15fix num_packets with uint16_tsakumisu
2022-06-15remove usb_ prefixsakumisu
2022-06-14refactor dwc2 portsakumisu
generated by cgit v1.3.1 (git 2.54.0) at 2026-09-01 20:29:35 +0000