summaryrefslogtreecommitdiff
path: root/port/xhci/phytium/rt-thread/usb_glue_phytium.c
blob: 1f72f313b868f5fbce46a90cf12d32844e4c3ce9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
/*
 * Copyright : (C) 2024 Phytium Information Technology, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Modify History:
 *  Ver   Who        Date         Changes
 * ----- ------     --------    --------------------------------------
 * 1.0   zhugengyu  2024/6/26 first commit
 */
#include "rtthread.h"
#include "usbh_core.h"

#include "usb_config.h"

void usb_hc_setup_xhci_interrupt(uint32_t id);
void usb_hc_revoke_xhci_interrupt(uint32_t id);

void *xhci_mem_malloc(size_t align, size_t size)
{
    void *result = rt_malloc_align(size, align);

    if (result)
    {
        memset(result, 0U, size);
    }

    return result;
}

void xhci_mem_free(void *ptr)
{
    if (NULL != ptr)
    {
        rt_free(ptr);
    }
}

void xhci_dcache_sync(void *ptr, size_t len, uint32_t flags)
{
    if (flags & XHCI_DCACHE_FLUSH)
    {
        rt_hw_cpu_dcache_ops(RT_HW_CACHE_FLUSH, ptr, len);
    }
    else if (flags & XHCI_DCACHE_INVALIDATE)
    {
        rt_hw_cpu_dcache_ops(RT_HW_CACHE_INVALIDATE, ptr, len);
    }
}

void usb_assert(const char *filename, int linenum)
{
    rt_assert_handler("", filename, linenum);
}

void usb_hc_low_level_init(struct usbh_bus *bus)
{
    /* platform XHCI controller */
    usb_hc_setup_xhci_interrupt(bus->busid);
}

void usb_hc_low_level_deinit(struct usbh_bus *bus)
{
    usb_hc_revoke_xhci_interrupt(bus->busid);
}