[bsp/at32] 1.add support for AT-START-F407 board, 2.add eth and rtc driver

40 files changed, 17624 insertions, 2 deletions

diff --git a/bsp/at32/Libraries/rt_drivers/SConscript b/bsp/at32/Libraries/rt_drivers/SConscript
index 76df601492..52758085ee 100644
--- a/bsp/at32/Libraries/rt_drivers/SConscript
+++ b/bsp/at32/Libraries/rt_drivers/SConscript
@@ -27,6 +27,9 @@ if GetDepend(['BSP_USING_HWTIMER']):
 if GetDepend(['BSP_USING_SPI']):
     src += ['drv_spi.c']
 
+if GetDepend(['BSP_USING_ETH', 'RT_USING_LWIP']):
+    src += ['drv_eth.c']
+
 if GetDepend(['RT_USING_I2C', 'RT_USING_I2C_BITOPS']):
     if GetDepend('BSP_USING_I2C1') or GetDepend('BSP_USING_I2C2') or GetDepend('BSP_USING_I2C3') or GetDepend('BSP_USING_I2C4'):
         src += ['drv_soft_i2c.c']
@@ -37,7 +40,7 @@ if GetDepend(['BSP_USING_ADC']):
 if GetDepend('BSP_USING_SRAM'):
     src += ['drv_sram.c']
 
-if GetDepend('BSP_USING_ONCHIP_RTC'):
+if GetDepend('BSP_USING_RTC'):
     src += ['drv_rtc.c']
 
 if GetDepend(['BSP_USING_WDT']):
diff --git a/bsp/at32/Libraries/rt_drivers/drv_eth.c b/bsp/at32/Libraries/rt_drivers/drv_eth.c
new file mode 100644
index 0000000000..d8a16a568c
--- /dev/null
+++ b/bsp/at32/Libraries/rt_drivers/drv_eth.c
@@ -0,0 +1,723 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-05-19     Joe          first version
+ */
+
+#include "at32f4xx_eth.h"
+#include "board.h"
+#include <netif/ethernetif.h>
+#include "lwipopts.h"
+#include "drv_eth.h"
+#include <drv_log.h>
+
+/* EMAC Interface */
+#define PHY_ADDRESS         0x00  /* Relative to AT32F407-EVAL Board */
+//#define MII_MODE                  /* MII mode for AT32F407-EVAL Board (MB784) (check jumpers setting) */
+#define RMII_MODE                 /* RMII mode for AT32F407-EVAL Board (MB784) (check jumpers setting) */
+//#define CRYSTAL_ON_PHY
+#define MII_RX_REMAP        1
+
+/* debug option */
+//#define ETH_RX_DUMP
+//#define ETH_TX_DUMP
+//#define DRV_DEBUG
+#define LOG_TAG             "drv.emac"
+
+#define ETH_RXBUFNB        	4
+#define ETH_TXBUFNB        	2
+
+extern ETH_DMADESCTypeDef  *DMATxDescToSet;
+extern ETH_DMADESCTypeDef  *DMARxDescToGet;
+extern ETH_DMADESCTypeDef  *DMAPTPTxDescToSet;
+extern ETH_DMADESCTypeDef  *DMAPTPRxDescToGet;
+
+static ETH_DMADESCTypeDef  DMARxDscrTab[ETH_RXBUFNB], DMATxDscrTab[ETH_TXBUFNB];
+static rt_uint8_t Rx_Buff[ETH_RXBUFNB][ETH_MAX_PACKET_SIZE], Tx_Buff[ETH_TXBUFNB][ETH_MAX_PACKET_SIZE];
+
+#define MAX_ADDR_LEN        6
+/* Gloable variables ---------------------------------------------------------*/
+void static Reset_Phy(void);
+void NVIC_Configuration(void);
+void GPIO_Configuration(void);
+
+struct rt_at32_eth
+{
+    /* inherit from ethernet device */
+    struct eth_device parent;
+#ifndef PHY_USING_INTERRUPT_MODE
+    rt_timer_t poll_link_timer;
+#endif
+
+    /* interface address info, hw address */
+    rt_uint8_t  dev_addr[MAX_ADDR_LEN];
+    /* ETH_Speed */
+    uint32_t    ETH_Speed;
+    /* ETH_Duplex_Mode */
+    uint32_t    ETH_Mode;
+};
+
+static ETH_DMADESCTypeDef  DMARxDscrTab[ETH_RXBUFNB], DMATxDscrTab[ETH_TXBUFNB];                     /* Ethernet Rx & Tx DMA Descriptors */
+static uint8_t Rx_Buff[ETH_RXBUFNB][ETH_MAX_PACKET_SIZE], Tx_Buff[ETH_TXBUFNB][ETH_MAX_PACKET_SIZE]; /* Ethernet buffers */
+//static  ETH_HandleTypeDef EthHandle;
+static struct rt_at32_eth at32_eth_device;
+static struct rt_semaphore tx_wait;
+static rt_bool_t tx_is_waiting = RT_FALSE;
+
+#if defined(ETH_RX_DUMP) || defined(ETH_TX_DUMP)
+#define __is_print(ch) ((unsigned int)((ch) - ' ') < 127u - ' ')
+static void dump_hex(const rt_uint8_t *ptr, rt_size_t buflen)
+{
+    unsigned char *buf = (unsigned char *)ptr;
+    int i, j;
+
+    for (i = 0; i < buflen; i += 16)
+    {
+        rt_kprintf("%08X: ", i);
+
+        for (j = 0; j < 16; j++)
+            if (i + j < buflen)
+                rt_kprintf("%02X ", buf[i + j]);
+            else
+                rt_kprintf("   ");
+        rt_kprintf(" ");
+
+        for (j = 0; j < 16; j++)
+            if (i + j < buflen)
+                rt_kprintf("%c", __is_print(buf[i + j]) ? buf[i + j] : '.');
+        rt_kprintf("\n");
+    }
+}
+#endif
+
+/**
+  * @brief  reset the phy
+  * @param  None
+  * @retval None
+  */
+void static Reset_Phy(void)
+{
+    GPIO_InitType GPIO_InitStructure;
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_8;
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT_PP;
+    GPIO_Init(GPIOC, &GPIO_InitStructure);
+
+    GPIO_ResetBits(GPIOC, GPIO_Pins_8);
+    rt_thread_mdelay(2);
+    GPIO_SetBits(GPIOC, GPIO_Pins_8);
+    rt_thread_mdelay(2000);
+}
+
+/**
+  * @brief  Configure NVIC for ISR
+  * @param  None
+  * @retval None
+  */
+void NVIC_Configuration(void)
+{
+    NVIC_InitType   NVIC_InitStructure;
+
+    /* Set the Vector Table base location at 0x08000000 */
+    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
+
+    /* 2 bit for pre-emption priority, 2 bits for subpriority */
+    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2); 
+
+    /* Enable the Ethernet global Interrupt */
+    NVIC_InitStructure.NVIC_IRQChannel = ETH_IRQn;
+    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
+    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
+    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
+    NVIC_Init(&NVIC_InitStructure);  
+}
+
+/**
+  * @brief  Configure GPIO for ethernet
+  * @param  None
+  * @retval None
+  */
+
+void GPIO_Configuration(void)
+{
+    GPIO_InitType GPIO_InitStructure;
+
+#if MII_RX_REMAP
+    GPIO_PinsRemapConfig(GPIO_Remap_ETH, ENABLE);
+#endif
+    RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOA | RCC_APB2PERIPH_GPIOB | RCC_APB2PERIPH_GPIOC |
+                           RCC_APB2PERIPH_GPIOD | RCC_APB2PERIPH_GPIOE | RCC_APB2PERIPH_AFIO, ENABLE);
+    /* ETHERNET pins configuration */
+    /* AF Output Push Pull:
+    ETH_MII_MDIO / ETH_RMII_MDIO: PA2
+    ETH_MII_MDC  / ETH_RMII_MDC: PC1
+    */
+    /* Configure PA2 as alternate function push-pull MDIO*/
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_2;
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+    GPIO_Init(GPIOA, &GPIO_InitStructure);
+
+    /*PC1-->MDC*/
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_1;
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+    GPIO_Init(GPIOC, &GPIO_InitStructure);
+
+	/*MII Mode GPIO configuration*/
+#ifdef MII_MODE
+/**********************MII Tx Pin Define****************************/
+    /*
+    ETH_MII_TX0-->PB12 AF-PP
+    ETH_MII_TX1-->PB13 AF-PP
+    ETH_MII_TX2-->PC2  AF-PP
+    ETH_MII_TX3-->PB8  AF-PP
+    ETH_MII_TX_EN-->PB11 AF-PP
+    ETH_MII_TX_CLK-->PC3
+    */
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_8 | GPIO_Pins_11 | GPIO_Pins_12 | GPIO_Pins_13;
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+    GPIO_Init(GPIOB, &GPIO_InitStructure);
+
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_2 | GPIO_Pins_3;
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+    GPIO_Init(GPIOC, &GPIO_InitStructure);
+	/**********************MII Rx Pin Define****************************/
+#if MII_RX_REMAP  /*IO PIN remaped*/
+    /*
+    ETH_MII_RX_DV-->PD8
+    ETH_MII_RXD0-->PD9
+    ETH_MII_RXD1-->PD10
+    ETH_MII_RXD2-->PD11
+    ETH_MII_RXD3-->PD12
+    ETH_MII_RXCLK-->PA1
+    ETH_MII_CRS-->PA0
+    ETH_MII_COL-->PA3
+    ETH_MII_RX_ER-->PB10
+    */
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_8 | GPIO_Pins_9 | GPIO_Pins_10 | GPIO_Pins_11 | GPIO_Pins_12;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOD, &GPIO_InitStructure); 
+
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_0 | GPIO_Pins_1 | GPIO_Pins_3;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOA, &GPIO_InitStructure);
+
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_10;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOB, &GPIO_InitStructure);
+#else
+    /*
+    ETH_MII_RX_DV-->PA7
+    ETH_MII_RXD0-->PC4
+    ETH_MII_RXD1-->PC5
+    ETH_MII_RXD2-->PB0
+    ETH_MII_RXD3-->PB1
+    ETH_MII_RXCLK-->PA1
+    ETH_MII_CRS-->PA0
+    ETH_MII_COL-->PA3
+    ETH_MII_RX_ER-->PB10
+    */
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_0 | GPIO_Pins_1 | GPIO_Pins_3 | GPIO_Pins_7;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOA, &GPIO_InitStructure);
+
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_4 | GPIO_Pins_5;   
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOC, &GPIO_InitStructure);
+
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_0 | GPIO_Pins_1 | GPIO_Pins_10;  
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOB, &GPIO_InitStructure);
+
+#endif  //End MII RX REMAP
+#endif //End MII mode
+
+#ifdef RMII_MODE
+/**********************RMII Tx Pin Define****************************/
+    /*
+    ETH_RMII_TX0-->PB12 AF-PP
+    ETH_RMII_TX1-->PB13 AF-PP
+    ETH_RMII_TX_EN-->PB11 AF-PP
+    */
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_11 | GPIO_Pins_12 | GPIO_Pins_13;
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+    GPIO_Init(GPIOB, &GPIO_InitStructure);
+	
+	/**********************RMII Rx Pin Define****************************/
+#if MII_RX_REMAP  /*IO PIN remaped*/
+    /*
+    ETH_RMII_RX_DV-->PD8
+    ETH_RMII_RXD0-->PD9
+    ETH_RMII_RXD1-->PD10
+    ETH_RMII_REF_CLK-->PA1
+    */
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_8 | GPIO_Pins_9 | GPIO_Pins_10;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOD, &GPIO_InitStructure); 
+
+    GPIO_InitStructure.GPIO_Pins =  GPIO_Pins_1;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOA, &GPIO_InitStructure);
+#else
+    /*
+    ETH_RMII_RX_DV-->PA7
+    ETH_RMII_RXD0-->PC4
+    ETH_RMII_RXD1-->PC5
+    ETH_RMII_REF_CLK-->PA1
+    */
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_1 | GPIO_Pins_7;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOA, &GPIO_InitStructure);
+
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_4 | GPIO_Pins_5;   
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+    GPIO_Init(GPIOC, &GPIO_InitStructure);
+
+#endif //End RMII RX REMAP
+#endif //End RMII mode
+
+    /* ADC Channel4 config --------------------------------------------------------*/
+    /* Configure PA4(ADC Channel4) as analog input -------------------------*/
+    #ifdef ADC_NECESSARY
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_4;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_ANALOG;
+    GPIO_Init(GPIOA, &GPIO_InitStructure);
+    #endif
+
+    /* MCO pin configuration------------------------------------------------- */
+    /* Configure MCO (PA8) as alternate function push-pull */
+    #ifndef CRYSTAL_ON_PHY
+    GPIO_InitStructure.GPIO_Pins = GPIO_Pins_8;
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+    GPIO_Init(GPIOA, &GPIO_InitStructure);
+    #endif
+}
+
+/* EMAC initialization function */
+static rt_err_t rt_at32_eth_init(rt_device_t dev)
+{
+    ETH_InitType ETH_InitStructure;
+
+    RCC_AHBPeriphClockCmd(RCC_AHBPERIPH_ETHMAC | RCC_AHBPERIPH_ETHMACTX |
+                          RCC_AHBPERIPH_ETHMACRX, ENABLE);
+    
+    /* MII/RMII Media interface selection ------------------------------------------*/
+#ifdef MII_MODE /* Mode MII with AT32F407-EVAL  */
+    GPIO_ETH_MediaInterfaceConfig(GPIO_ETH_MediaInterface_MII);
+
+    /* Get 25MHz from system clock 200MHz on PA8 pin (MCO) */
+    #ifndef CRYSTAL_ON_PHY
+    RCC_CLKOUTConfig(RCC_CLKOUT_SYSCLK, RCC_MCOPRE_8);
+    #endif
+
+#elif defined RMII_MODE  /* Mode RMII with AT32F407-EVAL */
+    GPIO_ETH_MediaInterfaceConfig(GPIO_ETH_MediaInterface_RMII);
+    #ifndef CRYSTAL_ON_PHY
+    RCC_CLKOUTConfig(RCC_CLKOUT_SYSCLK, RCC_MCOPRE_8); /*25M to RMII Mode*/
+    #endif
+#endif
+
+    /*Reset phy*/
+    Reset_Phy();
+    /* Reset ETHERNET on AHB Bus */
+    ETH_DeInit();
+
+    /* Software reset */
+    ETH_SoftwareReset();
+
+    /* Wait for software reset */
+    while (ETH_GetSoftwareResetStatus() == SET);
+
+    /* ETHERNET Configuration ------------------------------------------------------*/
+    /* Call ETH_StructInit if you don't like to configure all ETH_InitStructure parameter */
+    ETH_StructInit(&ETH_InitStructure);
+
+    /* Fill ETH_InitStructure parametrs */
+    /*------------------------   MAC   -----------------------------------*/
+    ETH_InitStructure.ETH_AutoNegotiation = ETH_AutoNegotiation_Enable;//ETH_AutoNegotiation_Enable  ;
+    ETH_InitStructure.ETH_LoopbackMode = ETH_LoopbackMode_Disable;
+    ETH_InitStructure.ETH_RetryTransmission = ETH_RetryTransmission_Enable;
+    ETH_InitStructure.ETH_AutomaticPadCRCStrip = ETH_AutomaticPadCRCStrip_Disable;
+    ETH_InitStructure.ETH_ReceiveAll = ETH_ReceiveAll_Disable;
+    ETH_InitStructure.ETH_BroadcastFramesReception = ETH_BroadcastFramesReception_Enable;
+    ETH_InitStructure.ETH_PromiscuousMode = ETH_PromiscuousMode_Disable;
+    ETH_InitStructure.ETH_MulticastFramesFilter = ETH_MulticastFramesFilter_Perfect;//ETH_MulticastFramesFilter_Perfect;
+    ETH_InitStructure.ETH_UnicastFramesFilter = ETH_UnicastFramesFilter_Perfect;
+#ifdef CHECKSUM_BY_HARDWARE
+    ETH_InitStructure.ETH_ChecksumOffload = ETH_ChecksumOffload_Enable;
+#endif
+
+    /*------------------------   DMA   -----------------------------------*/  
+
+    /* When we use the Checksum offload feature, we need to enable the Store and Forward mode: 
+    the store and forward guarantee that a whole frame is stored in the FIFO, so the MAC can insert/verify the checksum, 
+    if the checksum is OK the DMA can handle the frame otherwise the frame is dropped */
+    ETH_InitStructure.ETH_DropTCPIPChecksumErrorFrame = ETH_DropTCPIPChecksumErrorFrame_Enable;//ETH_DropTCPIPChecksumErrorFrame_Enable; 
+    ETH_InitStructure.ETH_ReceiveStoreForward = ETH_ReceiveStoreForward_Enable;         
+    ETH_InitStructure.ETH_TransmitStoreForward = ETH_TransmitStoreForward_Enable;     
+
+    ETH_InitStructure.ETH_ForwardErrorFrames = ETH_ForwardErrorFrames_Disable;       
+    ETH_InitStructure.ETH_ForwardUndersizedGoodFrames = ETH_ForwardUndersizedGoodFrames_Disable;   
+    ETH_InitStructure.ETH_SecondFrameOperate = ETH_SecondFrameOperate_Enable;                                                          
+    ETH_InitStructure.ETH_AddressAlignedBeats = ETH_AddressAlignedBeats_Enable;      
+    ETH_InitStructure.ETH_FixedBurst = ETH_FixedBurst_Enable;                
+    ETH_InitStructure.ETH_RxDMABurstLength = ETH_RxDMABurstLength_32Beat;          
+    ETH_InitStructure.ETH_TxDMABurstLength = ETH_TxDMABurstLength_32Beat;                                                                 
+    ETH_InitStructure.ETH_DMAArbitration = ETH_DMAArbitration_RoundRobin_RxTx_2_1;
+
+    /* Configure Ethernet, check error */
+    if(ETH_Init(&ETH_InitStructure, PHY_ADDRESS) == ((uint32_t)0)) {
+        return RT_ERROR;
+    }    
+
+    /* Enable DMA Receive interrupt (need to enable in this case Normal interrupt) */
+    ETH_DMAITConfig(ETH_DMA_INT_NIS | ETH_DMA_INT_R, ENABLE);  
+
+    /* Initialize Tx Descriptors list: Chain Mode */
+    ETH_DMATxDescChainInit(DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
+    /* Initialize Rx Descriptors list: Chain Mode  */
+    ETH_DMARxDescChainInit(DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
+
+    /* MAC address configuration */
+    ETH_MACAddressConfig(ETH_MAC_Address0, (u8*)&at32_eth_device.dev_addr[0]);
+
+    /* Enable ETH transmition and recetion */
+    ETH_Start();    
+
+    return RT_EOK;
+}
+
+static rt_err_t rt_at32_eth_open(rt_device_t dev, rt_uint16_t oflag)
+{
+    LOG_D("emac open");
+    return RT_EOK;
+}
+
+static rt_err_t rt_at32_eth_close(rt_device_t dev)
+{
+    LOG_D("emac close");
+    return RT_EOK;
+}
+
+static rt_size_t rt_at32_eth_read(rt_device_t dev, rt_off_t pos, void *buffer, rt_size_t size)
+{
+    LOG_D("emac read");
+    rt_set_errno(-RT_ENOSYS);
+    return 0;
+}
+
+static rt_size_t rt_at32_eth_write(rt_device_t dev, rt_off_t pos, const void *buffer, rt_size_t size)
+{
+    LOG_D("emac write");
+    rt_set_errno(-RT_ENOSYS);
+    return 0;
+}
+
+static rt_err_t rt_at32_eth_control(rt_device_t dev, int cmd, void *args)
+{
+    switch (cmd)
+    {
+    case NIOCTL_GADDR:
+        /* get mac address */
+        if (args) rt_memcpy(args, at32_eth_device.dev_addr, 6);
+        else return -RT_ERROR;
+        break;
+
+    default :
+        break;
+    }
+
+    return RT_EOK;
+}
+
+/* ethernet device interface */
+/* transmit data*/
+rt_err_t rt_at32_eth_tx(rt_device_t dev, struct pbuf *p)
+{
+    struct pbuf* q;
+    rt_uint32_t offset;
+
+    /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
+    while ((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (uint32_t)RESET)
+    {
+        rt_err_t result;
+        rt_uint32_t level;
+
+        level = rt_hw_interrupt_disable();
+        tx_is_waiting = RT_TRUE;
+        rt_hw_interrupt_enable(level);
+
+        /* it's own bit set, wait it */
+        result = rt_sem_take(&tx_wait, RT_WAITING_FOREVER);
+        if (result == RT_EOK) break;
+        if (result == -RT_ERROR) return -RT_ERROR;
+    }
+
+    offset = 0;
+    for (q = p; q != NULL; q = q->next)
+    {
+        uint8_t *to;
+
+        /* Copy the frame to be sent into memory pointed by the current ETHERNET DMA Tx descriptor */
+        to = (uint8_t*)((DMATxDescToSet->Buffer1Addr) + offset);
+        memcpy(to, q->payload, q->len);
+        offset += q->len;
+    }
+#ifdef ETH_TX_DUMP
+    {
+        rt_uint32_t i;
+        rt_uint8_t *ptr = (rt_uint8_t*)(DMATxDescToSet->Buffer1Addr);
+
+        AT32_ETH_PRINTF("tx_dump, len:%d\r\n", p->tot_len);
+        for(i=0; i<p->tot_len; i++)
+        {
+            AT32_ETH_PRINTF("%02x ",*ptr);
+            ptr++;
+
+            if(((i+1)%8) == 0)
+            {
+                AT32_ETH_PRINTF("  ");
+            }
+            if(((i+1)%16) == 0)
+            {
+                AT32_ETH_PRINTF("\r\n");
+            }
+        }
+        AT32_ETH_PRINTF("\r\ndump done!\r\n");
+    }
+#endif
+
+    /* Setting the Frame Length: bits[12:0] */
+    DMATxDescToSet->ControlBufferSize = (p->tot_len & ETH_DMATxDesc_TBS1);
+    /* Setting the last segment and first segment bits (in this case a frame is transmitted in one descriptor) */
+    DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS;
+    /* Enable TX Completion Interrupt */
+    DMATxDescToSet->Status |= ETH_DMATxDesc_IC;
+#ifdef CHECKSUM_BY_HARDWARE
+    DMATxDescToSet->Status |= ETH_DMATxDesc_ChecksumTCPUDPICMPFull;
+    /* clean ICMP checksum STM32F need */
+    {
+        struct eth_hdr *ethhdr = (struct eth_hdr *)(DMATxDescToSet->Buffer1Addr);
+        /* is IP ? */
+        if( ethhdr->type == htons(ETHTYPE_IP) )
+        {
+            struct ip_hdr *iphdr = (struct ip_hdr *)(DMATxDescToSet->Buffer1Addr + SIZEOF_ETH_HDR);
+            /* is ICMP ? */
+            if( IPH_PROTO(iphdr) == IP_PROTO_ICMP )
+            {
+                struct icmp_echo_hdr *iecho = (struct icmp_echo_hdr *)(DMATxDescToSet->Buffer1Addr + SIZEOF_ETH_HDR + sizeof(struct ip_hdr) );
+                iecho->chksum = 0;
+            }
+        }
+    }
+#endif
+    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
+    DMATxDescToSet->Status |= ETH_DMATxDesc_OWN;
+    /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
+    if ((ETH->DMASTS & ETH_DMA_FLAG_TBU) != (uint32_t)RESET)
+    {
+        /* Clear TBUS ETHERNET DMA flag */
+        ETH->DMASTS = ETH_DMA_FLAG_TBU;
+        /* Transmit Poll Demand to resume DMA transmission*/
+        ETH->DMATPD = 0;
+    }
+
+    /* Update the ETHERNET DMA global Tx descriptor with next Tx decriptor */
+    /* Chained Mode */
+    /* Selects the next DMA Tx descriptor list for next buffer to send */
+    DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMATxDescToSet->Buffer2NextDescAddr);
+
+    /* Return SUCCESS */
+    return RT_EOK;
+}
+
+/* receive data*/
+struct pbuf *rt_at32_eth_rx(rt_device_t dev)
+{
+    struct pbuf* p;
+    rt_uint32_t offset = 0, framelength = 0;
+
+    /* init p pointer */
+    p = RT_NULL;
+
+    /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
+    if(((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (uint32_t)RESET))
+        return p;
+
+    if (((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (uint32_t)RESET) &&
+      ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (uint32_t)RESET) &&
+      ((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (uint32_t)RESET))
+    {
+        /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
+        framelength = ((DMARxDescToGet->Status & ETH_DMARxDesc_FL) >> 16) - 4;
+
+        /* allocate buffer */
+        p = pbuf_alloc(PBUF_LINK, framelength, PBUF_RAM);
+        if (p != RT_NULL)
+        {
+            struct pbuf* q;
+
+            for (q = p; q != RT_NULL; q= q->next)
+            {
+                /* Copy the received frame into buffer from memory pointed by the current ETHERNET DMA Rx descriptor */
+                memcpy(q->payload, (uint8_t *)((DMARxDescToGet->Buffer1Addr) + offset), q->len);
+                offset += q->len;
+            }
+  #ifdef ETH_RX_DUMP
+            {
+                rt_uint32_t i;
+                rt_uint8_t *ptr = (rt_uint8_t*)(DMARxDescToGet->Buffer1Addr);
+                
+                AT32_ETH_PRINTF("rx_dump, len:%d\r\n", p->tot_len);
+                for(i=0; i<p->tot_len; i++)
+                {
+                    AT32_ETH_PRINTF("%02x ", *ptr);
+                    ptr++;
+
+                    if(((i+1)%8) == 0)
+                    {
+                        AT32_ETH_PRINTF("  ");
+                    }
+                    if(((i+1)%16) == 0)
+                    {
+                        AT32_ETH_PRINTF("\r\n");
+                    }
+                }
+                AT32_ETH_PRINTF("\r\ndump done!\r\n");
+            }
+  #endif
+        }
+    }
+
+    /* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */
+    DMARxDescToGet->Status = ETH_DMARxDesc_OWN;
+
+    /* When Rx Buffer unavailable flag is set: clear it and resume reception */
+    if ((ETH->DMASTS & ETH_DMA_FLAG_RBU) != (uint32_t)RESET)
+    {
+        /* Clear RBUS ETHERNET DMA flag */
+        ETH->DMASTS = ETH_DMA_FLAG_RBU;
+        /* Resume DMA reception */
+        ETH->DMARPD = 0;
+    }
+
+    /* Update the ETHERNET DMA global Rx descriptor with next Rx decriptor */
+    /* Chained Mode */
+    if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (uint32_t)RESET)
+    {
+        /* Selects the next DMA Rx descriptor list for next buffer to read */
+        DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr);
+    }
+    else /* Ring Mode */
+    {
+        if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (uint32_t)RESET)
+        {
+            /* Selects the first DMA Rx descriptor for next buffer to read: last Rx descriptor was used */
+            DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH->DMARDLADDR);
+        }
+        else
+        {
+            /* Selects the next DMA Rx descriptor list for next buffer to read */
+            DMARxDescToGet = (ETH_DMADESCTypeDef*) ((uint32_t)DMARxDescToGet + 0x10 + ((ETH->DMABM & 0x0000007C) >> 2));
+        }
+    }
+
+    return p;
+}
+
+/* interrupt service routine */
+void ETH_IRQHandler(void)
+{
+    rt_uint32_t status;
+
+    status = ETH->DMASTS;
+
+    /* Clear received IT */
+    if ((status & ETH_DMA_INT_NIS) != (u32)RESET)
+        ETH->DMASTS = (u32)ETH_DMA_INT_NIS;
+    if ((status & ETH_DMA_INT_AIS) != (u32)RESET)
+        ETH->DMASTS = (u32)ETH_DMA_INT_AIS;
+    if ((status & ETH_DMA_INT_RO) != (u32)RESET)
+        ETH->DMASTS = (u32)ETH_DMA_INT_RO;
+    if ((status & ETH_DMA_INT_RBU) != (u32)RESET)
+        ETH->DMASTS = (u32)ETH_DMA_INT_RBU;
+
+    if (ETH_GetDMAITStatus(ETH_DMA_INT_R) == SET) /* packet receiption */
+    {
+        /* a frame has been received */
+        eth_device_ready(&(at32_eth_device.parent));
+
+        ETH_DMAClearITPendingBit(ETH_DMA_INT_R);
+    }
+
+    if (ETH_GetDMAITStatus(ETH_DMA_INT_T) == SET) /* packet transmission */
+    {
+        if (tx_is_waiting == RT_TRUE)
+        {
+            tx_is_waiting = RT_FALSE;
+            rt_sem_release(&tx_wait);
+        }
+
+        ETH_DMAClearITPendingBit(ETH_DMA_INT_T);
+    }
+}
+
+enum {
+    PHY_LINK        = (1 << 0),
+    PHY_100M        = (1 << 1),
+    PHY_FULL_DUPLEX = (1 << 2),
+};
+
+/* Register the EMAC device */
+static int rt_hw_at32_eth_init(void)
+{
+    rt_err_t state = RT_EOK;
+
+    Reset_Phy();
+
+    GPIO_Configuration();
+    NVIC_Configuration();
+
+    at32_eth_device.dev_addr[0] = 0x00;
+    at32_eth_device.dev_addr[1] = 0x80;
+    at32_eth_device.dev_addr[2] = 0xE1;
+    at32_eth_device.dev_addr[3] = 0x94;
+    at32_eth_device.dev_addr[4] = 0x87;
+    at32_eth_device.dev_addr[5] = 0x55;
+
+    at32_eth_device.parent.parent.init       = rt_at32_eth_init;
+    at32_eth_device.parent.parent.open       = rt_at32_eth_open;
+    at32_eth_device.parent.parent.close      = rt_at32_eth_close;
+    at32_eth_device.parent.parent.read       = rt_at32_eth_read;
+    at32_eth_device.parent.parent.write      = rt_at32_eth_write;
+    at32_eth_device.parent.parent.control    = rt_at32_eth_control;
+    at32_eth_device.parent.parent.user_data  = RT_NULL;
+
+    at32_eth_device.parent.eth_rx            = rt_at32_eth_rx;
+    at32_eth_device.parent.eth_tx            = rt_at32_eth_tx;
+
+    /* register eth device */
+    state = eth_device_init(&(at32_eth_device.parent), "e0");
+    if (RT_EOK == state)
+    {
+        LOG_D("emac device init success");
+    }
+    else
+    {
+        LOG_E("emac device init faild: %d", state);
+        state = -RT_ERROR;
+    }
+    /* start phy monitor */
+    return state;
+}
+
+INIT_DEVICE_EXPORT(rt_hw_at32_eth_init);
diff --git a/bsp/at32/Libraries/rt_drivers/drv_eth.h b/bsp/at32/Libraries/rt_drivers/drv_eth.h
new file mode 100644
index 0000000000..398b4bdc0c
--- /dev/null
+++ b/bsp/at32/Libraries/rt_drivers/drv_eth.h
@@ -0,0 +1,92 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-05-19     Joe          first version
+ */
+
+#ifndef __DRV_ETH_H__
+#define __DRV_ETH_H__
+
+#include <rtthread.h>
+#include <rthw.h>
+#include <rtdevice.h>
+#include <board.h>
+
+/* The PHY basic control register */
+#define PHY_BASIC_CONTROL_REG       0x00U
+#define PHY_RESET_MASK              (1<<15)
+#define PHY_AUTO_NEGOTIATION_MASK   (1<<12)
+
+/* The PHY basic status register */
+#define PHY_BASIC_STATUS_REG        0x01U
+#define PHY_LINKED_STATUS_MASK      (1<<2)
+#define PHY_AUTONEGO_COMPLETE_MASK  (1<<5)
+
+/* The PHY ID one register */
+#define PHY_ID1_REG                 0x02U
+
+/* The PHY ID two register */
+#define PHY_ID2_REG                 0x03U
+
+/* The PHY auto-negotiate advertise register */
+#define PHY_AUTONEG_ADVERTISE_REG   0x04U
+
+#ifdef PHY_USING_LAN8720A
+/*  The PHY interrupt source flag register. */
+#define PHY_INTERRUPT_FLAG_REG      0x1DU
+/*  The PHY interrupt mask register. */
+#define PHY_INTERRUPT_MASK_REG      0x1EU
+#define PHY_LINK_DOWN_MASK          (1<<4)
+#define PHY_AUTO_NEGO_COMPLETE_MASK (1<<6)
+
+/*  The PHY status register. */
+#define PHY_Status_REG              0x1FU
+#define PHY_10M_MASK                (1<<2)
+#define PHY_100M_MASK               (1<<3)
+#define PHY_FULL_DUPLEX_MASK        (1<<4)
+#define PHY_Status_SPEED_10M(sr)    ((sr) & PHY_10M_MASK)
+#define PHY_Status_SPEED_100M(sr)   ((sr) & PHY_100M_MASK)
+#define PHY_Status_FULL_DUPLEX(sr)  ((sr) & PHY_FULL_DUPLEX_MASK)
+#endif /* PHY_USING_LAN8720A */
+
+#ifdef PHY_USING_DM9161CEP
+#define PHY_Status_REG              0x11U
+#define PHY_10M_MASK                ((1<<12) || (1<<13))
+#define PHY_100M_MASK               ((1<<14) || (1<<15))
+#define PHY_FULL_DUPLEX_MASK        ((1<<15) || (1<<13))
+#define PHY_Status_SPEED_10M(sr)    ((sr) & PHY_10M_MASK)
+#define PHY_Status_SPEED_100M(sr)   ((sr) & PHY_100M_MASK)
+#define PHY_Status_FULL_DUPLEX(sr)  ((sr) & PHY_FULL_DUPLEX_MASK)
+/*  The PHY interrupt source flag register. */
+#define PHY_INTERRUPT_FLAG_REG      0x15U
+/*  The PHY interrupt mask register. */
+#define PHY_INTERRUPT_MASK_REG      0x15U
+#define PHY_LINK_CHANGE_FLAG        (1<<2)
+#define PHY_LINK_CHANGE_MASK        (1<<9)
+#define PHY_INT_MASK                0
+
+#endif /* PHY_USING_DM9161CEP */
+
+#ifdef PHY_USING_DP83848C
+#define PHY_Status_REG              0x10U
+#define PHY_10M_MASK                (1<<1)
+#define PHY_FULL_DUPLEX_MASK        (1<<2)
+#define PHY_Status_SPEED_10M(sr)    ((sr) & PHY_10M_MASK)
+#define PHY_Status_SPEED_100M(sr)   (!PHY_Status_SPEED_10M(sr))
+#define PHY_Status_FULL_DUPLEX(sr)  ((sr) & PHY_FULL_DUPLEX_MASK)
+/*  The PHY interrupt source flag register. */
+#define PHY_INTERRUPT_FLAG_REG      0x12U
+#define PHY_LINK_CHANGE_FLAG        (1<<13)
+/*  The PHY interrupt control register. */
+#define PHY_INTERRUPT_CTRL_REG      0x11U
+#define PHY_INTERRUPT_EN            ((1<<0)|(1<<1))
+/*  The PHY interrupt mask register. */
+#define PHY_INTERRUPT_MASK_REG      0x12U
+#define PHY_INT_MASK                (1<<5)
+#endif /* PHY_USING_DP83848C */
+
+#endif /* __DRV_ETH_H__ */
diff --git a/bsp/at32/Libraries/rt_drivers/drv_rtc.c b/bsp/at32/Libraries/rt_drivers/drv_rtc.c
new file mode 100644
index 0000000000..48c634cdf2
--- /dev/null
+++ b/bsp/at32/Libraries/rt_drivers/drv_rtc.c
@@ -0,0 +1,246 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date         Author        Notes
+ * 2020-05-19   shelton       first version
+ */
+
+#include "board.h"
+#include <rtthread.h>
+
+#ifdef BSP_USING_RTC
+
+#ifndef BKP_DR1
+#define BKP_DR1 RT_NULL
+#endif
+
+//#define DRV_DEBUG
+#define LOG_TAG             "drv.rtc"
+#include <drv_log.h>
+
+#define BKUP_REG_DATA 0xA5A5
+
+static struct rt_device rtc;
+
+static time_t get_rtc_timestamp(void)
+{
+#ifdef SOC_SERIES_AT32F415
+    struct tm tm_new;
+    ERTC_TimeType ERTC_TimeStruct;
+    ERTC_DateType ERTC_DateStruct;
+
+    ERTC_GetTimeValue(ERTC_Format_BIN, &ERTC_TimeStruct);
+    ERTC_GetDateValue(ERTC_Format_BIN, &ERTC_DateStruct);
+    tm_new.tm_sec  = ERTC_TimeStruct.ERTC_Seconds;
+    tm_new.tm_min  = ERTC_TimeStruct.ERTC_Minutes;
+    tm_new.tm_hour = ERTC_TimeStruct.ERTC_Hours;
+    tm_new.tm_mday = ERTC_DateStruct.ERTC_Date;
+    tm_new.tm_mon  = ERTC_DateStruct.ERTC_Month - 1;
+    tm_new.tm_year = ERTC_DateStruct.ERTC_Year + 100;
+
+    LOG_D("get rtc time.");
+    return mktime(&tm_new);
+#else
+    return RTC_GetCounter();
+#endif
+}
+
+static rt_err_t set_rtc_time_stamp(time_t time_stamp)
+{
+#ifdef SOC_SERIES_AT32F415
+    ERTC_TimeType  ERTC_TimeStructure;
+    ERTC_DateType  ERTC_DateStructure;
+
+    struct tm *p_tm;
+
+    p_tm = localtime(&time_stamp);
+    if (p_tm->tm_year < 100)
+    {
+        return -RT_ERROR;
+    }
+    ERTC_TimeStructure.ERTC_Seconds = p_tm->tm_sec ;
+    ERTC_TimeStructure.ERTC_Minutes = p_tm->tm_min ;
+    ERTC_TimeStructure.ERTC_Hours   = p_tm->tm_hour;
+    ERTC_DateStructure.ERTC_Date    = p_tm->tm_mday;
+    ERTC_DateStructure.ERTC_Month   = p_tm->tm_mon + 1 ;
+    ERTC_DateStructure.ERTC_Year    = p_tm->tm_year - 100;
+    ERTC_DateStructure.ERTC_WeekDay = p_tm->tm_wday + 1;
+
+    if (ERTC_SetTimeValue(ERTC_Format_BIN, &ERTC_TimeStructure) != SUCCESS)
+    {
+        return -RT_ERROR;
+    }
+    if (ERTC_SetDateValue(ERTC_Format_BIN, &ERTC_DateStructure) != SUCCESS)
+    {
+        return -RT_ERROR;
+    }
+#else
+	/* Set the RTC counter value */
+	RTC_SetCounter(time_stamp);
+	/* Wait until last write operation on RTC registers has finished */
+	RTC_WaitForLastTask();
+#endif /* SOC_SERIES_AT32F415 */
+    LOG_D("set rtc time.");
+#ifdef SOC_SERIES_AT32F415
+    ERTC_WriteBackupRegister(ERTC_BKP_DT0, BKUP_REG_DATA);
+#else
+    BKP_WriteBackupReg(BKP_DT1, BKUP_REG_DATA);
+#endif
+    return RT_EOK;
+}
+
+static void rt_rtc_init(void)
+{
+#if defined (SOC_SERIES_AT32F415)
+    RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_PWR, ENABLE);
+#else
+    RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_PWR | RCC_APB1PERIPH_BKP, ENABLE);
+#endif
+
+#ifdef BSP_RTC_USING_LSI
+    RCC_LSICmd(ENABLE);
+    while(RCC_GetFlagStatus(RCC_FLAG_LSISTBL) == RESET);
+#else
+    PWR_BackupAccessCtrl(ENABLE);
+    RCC_LSEConfig(RCC_LSE_ENABLE);
+    while(RCC_GetFlagStatus(RCC_FLAG_LSESTBL) == RESET);
+#endif /* BSP_RTC_USING_LSI */
+}
+
+static rt_err_t rt_rtc_config(struct rt_device *dev)
+{
+#if defined (SOC_SERIES_AT32F415)
+    ERTC_InitType ERTC_InitStructure;
+#endif
+    /* Allow access to BKP Domain */
+    PWR_BackupAccessCtrl(ENABLE); 
+
+#ifdef SOC_SERIES_AT32F415
+  #ifdef BSP_RTC_USING_LSI
+    RCC_ERTCCLKConfig(RCC_ERTCCLKSelection_LSI);
+    RCC_ERTCCLKCmd(ENABLE);
+  #else
+    RCC_ERTCCLKConfig(RCC_ERTCCLKSelection_LSE);
+    RCC_ERTCCLKCmd(ENABLE);
+  #endif /* BSP_RTC_USING_LSI */
+    /* Wait for ERTC APB registers synchronisation */
+    ERTC_WaitForSynchro();
+#else
+  #ifdef BSP_RTC_USING_LSI
+    RCC_RTCCLKConfig(RCC_RTCCLKSelection_LSI);
+    RCC_RTCCLKCmd(ENABLE);
+  #else
+    RCC_RTCCLKConfig(RCC_RTCCLKSelection_LSE);
+    RCC_RTCCLKCmd(ENABLE);
+  #endif /* BSP_RTC_USING_LSI */
+    /* Wait for RTC registers synchronization */
+    RTC_WaitForSynchro();
+    /* Wait until last write operation on RTC registers has finished */
+    RTC_WaitForLastTask();
+#endif /* SOC_SERIES_AT32F415 */
+
+#ifdef SOC_SERIES_AT32F415
+    if (ERTC_ReadBackupRegister(BKP_DT1)!= BKUP_REG_DATA)
+#else
+    if (BKP_ReadBackupReg(BKP_DT1) != BKUP_REG_DATA)
+#endif
+  	{
+        LOG_I("RTC hasn't been configured, please use <date> command to config.");
+#ifdef SOC_SERIES_AT32F415
+        /* Configure the ERTC data register and ERTC prescaler */
+        ERTC_InitStructure.ERTC_AsynchPrediv = 0x7F;
+        ERTC_InitStructure.ERTC_SynchPrediv = 0xFF;
+        ERTC_InitStructure.ERTC_HourFormat = ERTC_HourFormat_24;
+        ERTC_Init(&ERTC_InitStructure);
+#else
+        /* Set RTC prescaler: set RTC period to 1sec */
+        RTC_SetDIV(32767);
+        /* Wait until last write operation on RTC registers has finished */
+        RTC_WaitForLastTask();
+#endif
+    }
+    return RT_EOK;
+}
+
+static rt_err_t rt_rtc_control(rt_device_t dev, int cmd, void *args)
+{
+    rt_err_t result = RT_EOK;
+    RT_ASSERT(dev != RT_NULL);
+    switch (cmd)
+    {
+    case RT_DEVICE_CTRL_RTC_GET_TIME:
+        *(rt_uint32_t *)args = get_rtc_timestamp();
+        LOG_D("RTC: get rtc_time %x\n", *(rt_uint32_t *)args);
+        break;
+
+    case RT_DEVICE_CTRL_RTC_SET_TIME:
+        if (set_rtc_time_stamp(*(rt_uint32_t *)args))
+        {
+            result = -RT_ERROR;
+        }
+        LOG_D("RTC: set rtc_time %x\n", *(rt_uint32_t *)args);
+        break;
+    }
+
+    return result;
+}
+
+#ifdef RT_USING_DEVICE_OPS
+const static struct rt_device_ops rtc_ops =
+{
+    RT_NULL,
+    RT_NULL,
+    RT_NULL,
+    RT_NULL,
+    RT_NULL,
+    rt_rtc_control
+};
+#endif
+
+static rt_err_t rt_hw_rtc_register(rt_device_t device, const char *name, rt_uint32_t flag)
+{
+    RT_ASSERT(device != RT_NULL);
+
+    rt_rtc_init();
+    if (rt_rtc_config(device) != RT_EOK)
+    {
+        return -RT_ERROR;
+    }
+#ifdef RT_USING_DEVICE_OPS
+    device->ops         = &rtc_ops;
+#else
+    device->init        = RT_NULL;
+    device->open        = RT_NULL;
+    device->close       = RT_NULL;
+    device->read        = RT_NULL;
+    device->write       = RT_NULL;
+    device->control     = rt_rtc_control;
+#endif
+    device->type        = RT_Device_Class_RTC;
+    device->rx_indicate = RT_NULL;
+    device->tx_complete = RT_NULL;
+    device->user_data   = RT_NULL;
+
+    /* register a character device */
+    return rt_device_register(device, name, flag);
+}
+
+int rt_hw_rtc_init(void)
+{
+    rt_err_t result;
+    result = rt_hw_rtc_register(&rtc, "rtc", RT_DEVICE_FLAG_RDWR);
+    if (result != RT_EOK)
+    {
+        LOG_E("rtc register err code: %d", result);
+        return result;
+    }
+    LOG_D("rtc init success");
+    return RT_EOK;
+}
+
+INIT_DEVICE_EXPORT(rt_hw_rtc_init);
+
+#endif /* BSP_USING_RTC */
diff --git a/bsp/at32/at32f403a-start/README.md b/bsp/at32/at32f403a-start/README.md
index 59c14061f6..3f470905ea 100644
--- a/bsp/at32/at32f403a-start/README.md
+++ b/bsp/at32/at32f403a-start/README.md
@@ -47,6 +47,7 @@ AT32F403A-START板级包支持MDK4﹑MDK5﹑IAR开发环境和GCC编译器，以
 | HWTIMER   | 支持     | TMR3/4/5                   |
 | SDIO      | 支持     | SDIO1                      |
 | WDT       | 支持     |                            |
+| RTC       | 支持     |                            |
 
 ### IO在板级支持包中的映射情况
 
diff --git a/bsp/at32/at32f403a-start/board/Kconfig b/bsp/at32/at32f403a-start/board/Kconfig
index eddf674a68..ed6811f205 100644
--- a/bsp/at32/at32f403a-start/board/Kconfig
+++ b/bsp/at32/at32f403a-start/board/Kconfig
@@ -24,6 +24,24 @@ menu "On-chip Peripheral Drivers"
         select RT_USING_PIN
         default y
 
+    menuconfig BSP_USING_RTC
+        bool "Enable RTC"
+        select RT_USING_RTC
+        select RT_USING_LIBC
+        default n
+        if BSP_USING_RTC
+            choice
+                prompt "Select clock source"
+                default BSP_RTC_USING_LSE
+
+                config BSP_RTC_USING_LSE
+                    bool "RTC USING LSE"
+
+                config BSP_RTC_USING_LSI
+                    bool "RTC USING LSI"
+            endchoice
+        endif
+
     menuconfig BSP_USING_UART
         bool "Enable UART"
         default y
diff --git a/bsp/at32/at32f403a-start/board/msp/at32_msp.c b/bsp/at32/at32f403a-start/board/msp/at32_msp.c
index 272c47bca4..5ea74628f3 100644
--- a/bsp/at32/at32f403a-start/board/msp/at32_msp.c
+++ b/bsp/at32/at32f403a-start/board/msp/at32_msp.c
@@ -23,7 +23,7 @@
 #include <rtthread.h>
 #include "at32_msp.h"
 
-#ifdef BSP_USING_SERIAL
+#ifdef BSP_USING_UART
 void at32_msp_usart_init(void *Instance)
 {
     GPIO_InitType GPIO_InitStruct;
diff --git a/bsp/at32/at32f407-start/.config b/bsp/at32/at32f407-start/.config
new file mode 100644
index 0000000000..b09546937b
--- /dev/null
+++ b/bsp/at32/at32f407-start/.config
@@ -0,0 +1,486 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=1000
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=256
+CONFIG_RT_USING_TIMER_SOFT=y
+CONFIG_RT_TIMER_THREAD_PRIO=4
+CONFIG_RT_TIMER_THREAD_STACK_SIZE=512
+CONFIG_RT_DEBUG=y
+CONFIG_RT_DEBUG_COLOR=y
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+CONFIG_RT_USING_MEMHEAP=y
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMHEAP_AS_HEAP is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=128
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart1"
+CONFIG_RT_VER_NUM=0x40003
+CONFIG_ARCH_ARM=y
+CONFIG_RT_USING_CPU_FFS=y
+CONFIG_ARCH_ARM_CORTEX_M=y
+CONFIG_ARCH_ARM_CORTEX_M4=y
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+CONFIG_RT_USING_USER_MAIN=y
+CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048
+CONFIG_RT_MAIN_THREAD_PRIORITY=10
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+CONFIG_FINSH_USING_MSH_ONLY=y
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+CONFIG_RT_USING_DFS=y
+CONFIG_DFS_USING_WORKDIR=y
+CONFIG_DFS_FILESYSTEMS_MAX=2
+CONFIG_DFS_FILESYSTEM_TYPES_MAX=2
+CONFIG_DFS_FD_MAX=16
+# CONFIG_RT_USING_DFS_MNTTABLE is not set
+CONFIG_RT_USING_DFS_ELMFAT=y
+
+#
+# elm-chan's FatFs, Generic FAT Filesystem Module
+#
+CONFIG_RT_DFS_ELM_CODE_PAGE=437
+CONFIG_RT_DFS_ELM_WORD_ACCESS=y
+# CONFIG_RT_DFS_ELM_USE_LFN_0 is not set
+# CONFIG_RT_DFS_ELM_USE_LFN_1 is not set
+# CONFIG_RT_DFS_ELM_USE_LFN_2 is not set
+CONFIG_RT_DFS_ELM_USE_LFN_3=y
+CONFIG_RT_DFS_ELM_USE_LFN=3
+CONFIG_RT_DFS_ELM_MAX_LFN=255
+CONFIG_RT_DFS_ELM_DRIVES=2
+CONFIG_RT_DFS_ELM_MAX_SECTOR_SIZE=512
+# CONFIG_RT_DFS_ELM_USE_ERASE is not set
+CONFIG_RT_DFS_ELM_REENTRANT=y
+CONFIG_RT_USING_DFS_DEVFS=y
+# CONFIG_RT_USING_DFS_ROMFS is not set
+# CONFIG_RT_USING_DFS_RAMFS is not set
+# CONFIG_RT_USING_DFS_UFFS is not set
+# CONFIG_RT_USING_DFS_JFFS2 is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
+CONFIG_RT_USING_SERIAL=y
+# CONFIG_RT_SERIAL_USING_DMA is not set
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+CONFIG_RT_USING_HWTIMER=y
+# CONFIG_RT_USING_CPUTIME is not set
+CONFIG_RT_USING_I2C=y
+# CONFIG_RT_I2C_DEBUG is not set
+CONFIG_RT_USING_I2C_BITOPS=y
+# CONFIG_RT_I2C_BITOPS_DEBUG is not set
+CONFIG_RT_USING_PIN=y
+CONFIG_RT_USING_ADC=y
+CONFIG_RT_USING_PWM=y
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+CONFIG_RT_USING_RTC=y
+# CONFIG_RT_USING_ALARM is not set
+# CONFIG_RT_USING_SOFT_RTC is not set
+CONFIG_RT_USING_SDIO=y
+CONFIG_RT_SDIO_STACK_SIZE=512
+CONFIG_RT_SDIO_THREAD_PRIORITY=15
+CONFIG_RT_MMCSD_STACK_SIZE=1024
+CONFIG_RT_MMCSD_THREAD_PREORITY=22
+CONFIG_RT_MMCSD_MAX_PARTITION=16
+# CONFIG_RT_SDIO_DEBUG is not set
+CONFIG_RT_USING_SPI=y
+# CONFIG_RT_USING_QSPI is not set
+# CONFIG_RT_USING_SPI_MSD is not set
+# CONFIG_RT_USING_SFUD is not set
+# CONFIG_RT_USING_ENC28J60 is not set
+# CONFIG_RT_USING_SPI_WIFI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+# CONFIG_RT_USING_PTHREADS is not set
+CONFIG_RT_USING_POSIX=y
+# CONFIG_RT_USING_POSIX_MMAP is not set
+# CONFIG_RT_USING_POSIX_TERMIOS is not set
+# CONFIG_RT_USING_POSIX_AIO is not set
+# CONFIG_RT_USING_MODULE is not set
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+# CONFIG_RT_USING_LWP is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_JOYLINK is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_PERSIMMON is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_LKDGUI is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MAX7219 is not set
+# CONFIG_PKG_USING_BEEP is not set
+# CONFIG_PKG_USING_EASYBLINK is not set
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
+CONFIG_SOC_FAMILY_AT32=y
+CONFIG_SOC_SERIES_AT32F407=y
+
+#
+# Hardware Drivers Config
+#
+CONFIG_SOC_AT32F407VGT7=y
+
+#
+# Onboard Peripheral Drivers
+#
+CONFIG_BSP_USING_SERIAL=y
+
+#
+# On-chip Peripheral Drivers
+#
+CONFIG_BSP_USING_GPIO=y
+# CONFIG_BSP_USING_ETH is not set
+# CONFIG_BSP_USING_RTC is not set
+# CONFIG_BSP_RTC_USING_LSE is not set
+# CONFIG_BSP_RTC_USING_LSI is not set
+CONFIG_BSP_USING_UART=y
+CONFIG_BSP_USING_UART1=y
+CONFIG_BSP_USING_UART2=y
+CONFIG_BSP_USING_UART3=y
+# CONFIG_BSP_USING_PWM is not set
+# CONFIG_BSP_USING_HWTIMER is not set
+# CONFIG_BSP_USING_SPI is not set
+# CONFIG_BSP_USING_I2C1 is not set
+# CONFIG_BSP_USING_ADC is not set
+# CONFIG_BSP_USING_SDIO is not set
diff --git a/bsp/at32/at32f407-start/JLinkSettings.ini b/bsp/at32/at32f407-start/JLinkSettings.ini
new file mode 100644
index 0000000000..770fb65e9b
--- /dev/null
+++ b/bsp/at32/at32f407-start/JLinkSettings.ini
@@ -0,0 +1,39 @@
+[BREAKPOINTS]

+ForceImpTypeAny = 0

+ShowInfoWin = 1

+EnableFlashBP = 2

+BPDuringExecution = 0

+[CFI]

+CFISize = 0x00

+CFIAddr = 0x00

+[CPU]

+MonModeVTableAddr = 0xFFFFFFFF

+MonModeDebug = 0

+MaxNumAPs = 0

+LowPowerHandlingMode = 0

+OverrideMemMap = 0

+AllowSimulation = 1

+ScriptFile=""

+[FLASH]

+CacheExcludeSize = 0x00

+CacheExcludeAddr = 0x00

+MinNumBytesFlashDL = 0

+SkipProgOnCRCMatch = 1

+VerifyDownload = 1

+AllowCaching = 1

+EnableFlashDL = 2

+Override = 1

+Device="Cortex-M4"

+[GENERAL]

+WorkRAMSize = 0x00

+WorkRAMAddr = 0x00

+RAMUsageLimit = 0x00

+[SWO]

+SWOLogFile=""

+[MEM]

+RdOverrideOrMask = 0x00

+RdOverrideAndMask = 0xFFFFFFFF

+RdOverrideAddr = 0xFFFFFFFF

+WrOverrideOrMask = 0x00

+WrOverrideAndMask = 0xFFFFFFFF

+WrOverrideAddr = 0xFFFFFFFF

diff --git a/bsp/at32/at32f407-start/Kconfig b/bsp/at32/at32f407-start/Kconfig
new file mode 100644
index 0000000000..7a400db91f
--- /dev/null
+++ b/bsp/at32/at32f407-start/Kconfig
@@ -0,0 +1,22 @@
+mainmenu "RT-Thread Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+source "../libraries/Kconfig"
+source "board/Kconfig"
+
diff --git a/bsp/at32/at32f407-start/README.md b/bsp/at32/at32f407-start/README.md
new file mode 100644
index 0000000000..b02b72c3ee
--- /dev/null
+++ b/bsp/at32/at32f407-start/README.md
@@ -0,0 +1,142 @@
+# AT32F407 AT-START 开发板 BSP 说明
+
+## 简介
+
+AT32F407 AT-START是雅特力推出的一款AT32F407系列的评估板，其搭载的MCU主要资源参数如下：
+
+| 硬件      | 描述          |
+| --------- | ------------- |
+| 芯片型号  | AT32F407VGT7  |
+| CPU       | ARM Cortex M4 |
+| 主频      | 240M          |
+| 片内SRAM  | 96K可扩展224K |
+| 片内FLASH | 1024K         |
+
+## 编译说明
+
+AT32F407-START板级包支持MDK4﹑MDK5﹑IAR开发环境和GCC编译器，以下是具体版本信息：
+
+| IDE/编译器 | 已测试版本                   |
+| ---------- | ---------------------------- |
+| MDK4       | MDK4.74                      |
+| MDK5       | MDK523                       |
+| IAR        | IAR8.20                      |
+| GCC        | GCC 5.4.1 20160919 (release) |
+
+## 板载资源
+
+- MCU：AT32F407VGT7，主频 240MHz，1024KB FLASH ，96KB可扩展到224KB RAM
+- 常用外设
+  - LED：3个，（红色PD13、白色PD14、绿色PD15）
+  - 按键：1个，KEY_USER（兼具唤醒功能，PA0)
+- 常用接口：插针串口J8
+- 调试接口，JLINK、板载的 AT-LINK SWD 下载
+
+## 外设支持
+
+本 BSP 目前对外设驱动的支持情况如下：
+
+| 驱动      | 支持情况 |            备注            |
+| --------- | -------- | :------------------------: |
+| UART      | 支持     | USART1/2/3                 |
+| GPIO      | 支持     | PA0...PF7                  |
+| IIC       | 支持     | GPIO模拟I2C                |
+| SPI       | 支持     | SPI1/2                     |
+| ADC       | 支持     | ADC1/2                     |
+| PWM       | 支持     | TMR1/2                     |
+| HWTIMER   | 支持     | TMR3/4/5                   |
+| SDIO      | 支持     | SDIO1                      |
+| WDT       | 支持     |                            |
+| RTC       | 支持     |                            |
+| ETH       | 支持     |                            |
+
+### IO在板级支持包中的映射情况
+
+| IO号 | 板级包中的定义 |
+| ---- | -------------- |
+| PD13 | LED2           |
+| PD14 | LED3           |
+| PD15 | LED4           |
+| PA9  | USART1_TX      |
+| PA10 | USART1_RX      |
+| PA2  | USART2_TX      |
+| PA3  | USART2_RX      |
+| PB10 | USART3_TX      |
+| PB11 | USART3_RX      |
+| PA4  | SPI1_NSS       |
+| PA5  | SPI1_SCK       |
+| PA6  | SPI1_MISO      |
+| PA7  | SPI1_MOSI      |
+| PB12 | SPI2_NSS       |
+| PB13 | SPI2_SCK       |
+| PB14 | SPI2_MISO      |
+| PB15 | SPI2_MOSI      |
+| PB6  | I2C1_SCL       |
+| PB7  | I2C1_SDA       |
+| PC8  | SDIO1_D0       |
+| PC9  | SDIO1_D1       |
+| PC10 | SDIO1_D2       |
+| PC11 | SDIO1_D3       |
+| PC12 | SDIO1_CK       |
+| PD2  | SDIO1_CMD      |
+| PA8  | PWM_TMR1_CH1   |
+| PA11 | PWM_TMR1_CH4   |
+| PA0  | PWM_TMR2_CH1   |
+| PA1  | PWM_TMR2_CH2   |
+| PC0  | ADC1/2_IN10    |
+| PC1  | ADC1/2_IN11    |
+| PC2  | ADC1/2_IN12    |
+| PC3  | ADC1/2_IN13    |
+| PC4  | ADC1/2_IN14    |
+| PC5  | ADC1/2_IN15    |
+| PB11 | ETH_RMII_TX_EN |
+| PB12 | ETH_RMII_TX0   |
+| PB13 | ETH_RMII_TX1   |
+| PD8  | ETH_RMII_RX_DV |
+| PD9  | ETH_RMII_RXD0  |
+| PD10 | ETH_RMII_RXD1  |
+| PA1  | ETH_RMII_REF_CLK |
+
+## 使用说明
+
+    本章节是为刚接触 RT-Thread 的新手准备的使用说明，遵循简单的步骤即可将 RT-Thread 操作系统运行在该开发板上，看到实验效果 。
+
+### 快速上手
+
+本 BSP 为开发者提供 MDK4、MDK5 和 IAR 工程，并且支持 GCC 开发环境。下面以 MDK5 开发环境为例，介绍如何将系统运行起来。
+
+#### 硬件连接
+
+使用数据线连接开发板到 PC，打开电源开关。
+
+#### 编译下载
+
+双击 project.uvprojx 文件，打开 MDK5 工程，编译并下载程序到开发板。
+
+> 工程默认配置使用 JLink 下载程序，在通过 JLink 连接开发板的基础上，点击下载按钮即可下载程序到开发板
+
+#### 运行结果
+
+下载程序成功之后，系统会自动运行，观察开发板上 LED 的运行效果，LED2/3/4 会周期性闪烁。
+
+连接开发板对应串口到 PC , 在终端工具里打开相应的串口（115200-8-1-N），复位设备后，在串口上可以看到 RT-Thread 的输出信息:
+
+```bash
+ \ | /
+- RT -     Thread Operating System
+ / | \     4.0.3 build Mar  9 2020
+ 2006 - 2020 Copyright by rt-thread team
+msh />
+```
+
+## 注意事项
+
+AT32F407使用Ethernet且PHY时钟由MCO输出提供时，主频最好采用200Mhz。
+
+可在雅特力官方网站进行所需资料下载，如Keil_v5/Keil_v4/IAR等pack安装包和AT-START开发板原理图等（www.arterytek.com）
+
+## 联系人信息
+
+维护人:
+
+- [sheltonyu](https://github.com/sheltonyu) 
\ No newline at end of file
diff --git a/bsp/at32/at32f407-start/SConscript b/bsp/at32/at32f407-start/SConscript
new file mode 100644
index 0000000000..20f7689c53
--- /dev/null
+++ b/bsp/at32/at32f407-start/SConscript
@@ -0,0 +1,15 @@
+# for module compiling
+import os
+Import('RTT_ROOT')
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/at32/at32f407-start/SConstruct b/bsp/at32/at32f407-start/SConstruct
new file mode 100644
index 0000000000..56d254c02d
--- /dev/null
+++ b/bsp/at32/at32f407-start/SConstruct
@@ -0,0 +1,59 @@
+import os
+import sys
+import rtconfig
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..')
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+try:
+    from building import *
+except:
+    print('Cannot found RT-Thread root directory, please check RTT_ROOT')
+    print(RTT_ROOT)
+    exit(-1)
+
+TARGET = 'rtthread.' + rtconfig.TARGET_EXT
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+
+if rtconfig.PLATFORM == 'iar':
+    env.Replace(CCCOM = ['$CC $CCFLAGS $CPPFLAGS $_CPPDEFFLAGS $_CPPINCFLAGS -o $TARGET $SOURCES'])
+    env.Replace(ARFLAGS = [''])
+    env.Replace(LINKCOM = env["LINKCOM"] + ' --map project.map')
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+SDK_ROOT = os.path.abspath('./')
+
+if os.path.exists(SDK_ROOT + '/Libraries'):
+    libraries_path_prefix = SDK_ROOT + '/Libraries'
+else:
+    libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/Libraries'
+
+SDK_LIB = libraries_path_prefix
+Export('SDK_LIB')
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False)
+
+at32_library = 'AT32_Std_Driver'
+rtconfig.BSP_LIBRARY_TYPE = at32_library
+
+# include libraries
+objs.extend(SConscript(os.path.join(libraries_path_prefix, at32_library, 'SConscript')))
+
+# common include drivers
+objs.extend(SConscript(os.path.join(libraries_path_prefix, 'rt_drivers', 'SConscript')))
+
+# make a building
+DoBuilding(TARGET, objs)
diff --git a/bsp/at32/at32f407-start/applications/SConscript b/bsp/at32/at32f407-start/applications/SConscript
new file mode 100644
index 0000000000..61a0bd61dd
--- /dev/null
+++ b/bsp/at32/at32f407-start/applications/SConscript
@@ -0,0 +1,17 @@
+# RT-Thread building script for component
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+
+# add the general drivers.
+src = Split("""
+main.c
+""")
+
+CPPPATH = [cwd, str(Dir('#'))]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/at32/at32f407-start/applications/main.c b/bsp/at32/at32f407-start/applications/main.c
new file mode 100644
index 0000000000..cb63824e27
--- /dev/null
+++ b/bsp/at32/at32f407-start/applications/main.c
@@ -0,0 +1,48 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-01-08     shelton      first version
+ */
+
+#include <rtthread.h>
+#include <rtdevice.h>
+#include "board.h"
+#include "drv_gpio.h"
+
+/* defined the LED2 pin: PD13 */
+#define LED2_PIN    GET_PIN(D, 13)
+/* defined the LED3 pin: PD14 */
+#define LED3_PIN    GET_PIN(D, 14)
+/* defined the LED4 pin: PD15 */
+#define LED4_PIN    GET_PIN(D, 15)
+
+int main(void)
+{
+    uint32_t Speed = 200;
+    /* set LED2 pin mode to output */
+    rt_pin_mode(LED2_PIN, PIN_MODE_OUTPUT);
+    /* set LED3 pin mode to output */
+    rt_pin_mode(LED3_PIN, PIN_MODE_OUTPUT);
+    /* set LED4 pin mode to output */
+    rt_pin_mode(LED4_PIN, PIN_MODE_OUTPUT);
+
+    while (1)
+    {
+        rt_pin_write(LED2_PIN, PIN_LOW);
+        rt_thread_mdelay(Speed);
+        rt_pin_write(LED3_PIN, PIN_LOW);
+        rt_thread_mdelay(Speed);
+        rt_pin_write(LED4_PIN, PIN_LOW);
+        rt_thread_mdelay(Speed);
+        rt_pin_write(LED2_PIN, PIN_HIGH);
+        rt_thread_mdelay(Speed);
+        rt_pin_write(LED3_PIN, PIN_HIGH);
+        rt_thread_mdelay(Speed);
+        rt_pin_write(LED4_PIN, PIN_HIGH);
+        rt_thread_mdelay(Speed);
+    }
+}
diff --git a/bsp/at32/at32f407-start/board/Kconfig b/bsp/at32/at32f407-start/board/Kconfig
new file mode 100644
index 0000000000..28ba92b67b
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/Kconfig
@@ -0,0 +1,171 @@
+menu "Hardware Drivers Config"
+
+config SOC_AT32F407VGT7
+    bool
+    select SOC_SERIES_AT32F407
+    select RT_USING_COMPONENTS_INIT
+    select RT_USING_USER_MAIN
+    default y
+
+menu "Onboard Peripheral Drivers"
+
+    config BSP_USING_SERIAL
+        bool "Enable USART (uart1)"
+        select BSP_USING_UART
+        select BSP_USING_UART1
+        default y
+
+endmenu
+
+menu "On-chip Peripheral Drivers"
+
+    config BSP_USING_GPIO
+        bool "Enable GPIO"
+        select RT_USING_PIN
+        default y
+
+    config BSP_USING_ETH
+        bool "Enable Ethernet"
+        default n
+        select RT_USING_LWIP
+        select PHY_USING_LAN8720A
+
+    menuconfig BSP_USING_RTC
+        bool "Enable RTC"
+        select RT_USING_RTC
+        select RT_USING_LIBC
+        default n
+        if BSP_USING_RTC
+            choice
+                prompt "Select clock source"
+                default BSP_RTC_USING_LSE
+
+                config BSP_RTC_USING_LSE
+                    bool "RTC USING LSE"
+
+                config BSP_RTC_USING_LSI
+                    bool "RTC USING LSI"
+            endchoice
+        endif
+
+    menuconfig BSP_USING_UART
+        bool "Enable UART"
+        default y
+        select RT_USING_SERIAL
+        if BSP_USING_UART
+            config BSP_USING_UART1
+                bool "Enable UART1"
+                default y
+
+            config BSP_USING_UART2
+                bool "Enable UART2"
+                default n
+
+            config BSP_USING_UART3
+                bool "Enable UART3"
+                default n
+        endif
+
+    menuconfig BSP_USING_PWM
+        bool "Enable PWM"
+        default n
+        select RT_USING_PWM
+        if BSP_USING_PWM
+        menuconfig BSP_USING_TMR1
+            bool "Enable timer1 output PWM"
+            default n
+            if BSP_USING_TMR1
+                config BSP_USING_TMR1_CH1
+                    bool "Enable TMR1 channel1 PWM"
+                    default n
+
+                config BSP_USING_TMR1_CH4
+                    bool "Enable TMR1 channel4 PWM"
+                    default n
+            endif
+        menuconfig BSP_USING_TMR2
+            bool "Enable timer2 output PWM"
+            default n
+            if BSP_USING_TMR2
+                config BSP_USING_TMR2_CH1
+                    bool "Enable TMR2 channel1 PWM"
+                    default n
+
+                config BSP_USING_TMR2_CH2
+                    bool "Enable TMR2 channel2 PWM"
+                    default n
+            endif
+        endif
+
+    menuconfig BSP_USING_HWTIMER
+        bool "Enable HWTIMER"
+        default n
+        select RT_USING_HWTIMER
+        if BSP_USING_HWTIMER
+        config BSP_USING_HWTMR3
+            bool "Enable hardware timer3"
+            default n
+        config BSP_USING_HWTMR4
+            bool "Enable hardware timer4"
+            default n
+        config BSP_USING_HWTMR5
+            bool "Enable hardware timer5"
+            default n
+        endif
+
+    menuconfig BSP_USING_SPI
+        bool "Enable SPI BUS"
+        default n
+        select RT_USING_SPI
+        if BSP_USING_SPI
+            config BSP_USING_SPI1
+                bool "Enable SPI1 BUS"
+                default n
+
+            config BSP_USING_SPI2
+                bool "Enable SPI2 BUS"
+                default n
+        endif
+
+    menuconfig BSP_USING_I2C1
+        bool "Enable I2C1 BUS (software simulation)"
+        default n
+        select RT_USING_I2C
+        select RT_USING_I2C_BITOPS
+        select RT_USING_PIN
+        if BSP_USING_I2C1
+            config BSP_I2C1_SCL_PIN
+                int "i2c1 scl pin number"
+                range 0 63
+                default 22
+            config BSP_I2C1_SDA_PIN
+                int "I2C1 sda pin number"
+                range 0 63
+                default 23
+        endif
+
+    menuconfig BSP_USING_ADC
+        bool "Enable ADC"
+        default n
+        select RT_USING_ADC
+        if BSP_USING_ADC
+            config BSP_USING_ADC1
+                bool "Enable ADC1"
+                default n
+            config BSP_USING_ADC2
+                bool "Enable ADC2"
+                default n
+        endif
+
+    menuconfig BSP_USING_SDIO
+        bool "Enable SDIO"
+        default n
+        select RT_USING_SDIO
+        if BSP_USING_SDIO
+            config BSP_USING_SDIO1
+                bool "Enable SDIO1"
+                default n
+        endif
+endmenu
+
+endmenu
diff --git a/bsp/at32/at32f407-start/board/SConscript b/bsp/at32/at32f407-start/board/SConscript
new file mode 100644
index 0000000000..1c74f75283
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/SConscript
@@ -0,0 +1,30 @@
+import os
+import rtconfig
+from building import *
+
+Import('SDK_LIB')
+
+cwd = GetCurrentDir()
+
+# add general drivers
+src = Split('''
+board.c
+msp/at32_msp.c
+msp/system_at32f4xx.c
+''')
+
+path = [cwd]
+path += [cwd + '/msp']
+
+startup_path_prefix = SDK_LIB
+
+if rtconfig.CROSS_TOOL == 'gcc':
+    src += [startup_path_prefix + '/AT32_Std_Driver/CMSIS/AT32/AT32F4xx/src/gcc/startup_at32f407vgt7.s']
+elif rtconfig.CROSS_TOOL == 'keil':
+    src += [startup_path_prefix + '/AT32_Std_Driver/CMSIS/AT32/AT32F4xx/src/mdk/startup_at32f407vgt7.s']
+elif rtconfig.CROSS_TOOL == 'iar':
+    src += [startup_path_prefix + '/AT32_Std_Driver/CMSIS/AT32/AT32F4xx/src/iar/startup_at32f407vgt7.s']
+    
+CPPDEFINES = ['AT32F407VGT7']
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = path, CPPDEFINES = CPPDEFINES)
+Return('group')
diff --git a/bsp/at32/at32f407-start/board/board.c b/bsp/at32/at32f407-start/board/board.c
new file mode 100644
index 0000000000..4ce5bb3909
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/board.c
@@ -0,0 +1,89 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2018-11-06     balanceTWK   first version
+ */
+ 
+#include <stdint.h>
+#include <rthw.h>
+#include <rtthread.h>
+
+#include <at32f4xx.h>
+#include <board.h>
+
+#ifdef BSP_USING_SRAM
+#include "drv_sram.h"
+#endif
+/**
+  * @brief  This function is executed in case of error occurrence.
+  * @param  None
+  * @retval None
+  */
+void Error_Handler(void)
+{
+    /* USER CODE BEGIN Error_Handler */
+    /* User can add his own implementation to report the HAL error return state */
+    while (1)
+    {
+    }
+    /* USER CODE END Error_Handler */
+}
+
+/** System Clock Configuration
+*/
+void SystemClock_Config(void)
+{
+    SysTick_Config(SystemCoreClock / RT_TICK_PER_SECOND);
+    NVIC_SetPriority(SysTick_IRQn, 0);
+}
+
+/**
+ * This is the timer interrupt service routine.
+ *
+ */
+void SysTick_Handler(void)
+{
+    /* enter interrupt */
+    rt_interrupt_enter();
+
+    rt_tick_increase();
+
+    /* leave interrupt */
+    rt_interrupt_leave();
+}
+
+/**
+ * This function will initial AT32 board.
+ */
+void rt_hw_board_init()
+{
+    /* NVIC Configuration */
+#define NVIC_VTOR_MASK              0x3FFFFF80
+#ifdef  VECT_TAB_RAM
+    /* Set the Vector Table base location at 0x10000000 */
+    SCB->VTOR  = (0x10000000 & NVIC_VTOR_MASK);
+#else  /* VECT_TAB_FLASH  */
+    /* Set the Vector Table base location at 0x08000000 */
+    SCB->VTOR  = (0x08000000 & NVIC_VTOR_MASK);
+#endif
+
+    SystemClock_Config();
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_board_init();
+#endif
+
+#ifdef RT_USING_CONSOLE
+    rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
+#endif
+
+#ifdef BSP_USING_SRAM
+    rt_system_heap_init((void *)EXT_SRAM_BEGIN, (void *)EXT_SRAM_END);
+#else
+    rt_system_heap_init((void *)HEAP_BEGIN, (void *)HEAP_END);
+#endif
+}
diff --git a/bsp/at32/at32f407-start/board/board.h b/bsp/at32/at32f407-start/board/board.h
new file mode 100644
index 0000000000..28bb16bf47
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/board.h
@@ -0,0 +1,42 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-01-15     shelton      first version
+ */
+
+#ifndef __BOARD_H__
+#define __BOARD_H__
+
+#include <at32f4xx.h>
+#include "at32_msp.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Internal SRAM memory size[Kbytes] <96>, Default: 96*/
+#define AT32_SRAM_SIZE      96
+#define AT32_SRAM_END       (0x20000000 + AT32_SRAM_SIZE * 1024)
+
+#if defined(__CC_ARM) || defined(__CLANG_ARM)
+extern int Image$$RW_IRAM1$$ZI$$Limit;
+#define HEAP_BEGIN      ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
+#elif __ICCARM__
+#pragma section="CSTACK"
+#define HEAP_BEGIN      (__segment_end("CSTACK"))
+#else
+extern int __bss_end;
+#define HEAP_BEGIN      ((void *)&__bss_end)
+#endif
+
+#define HEAP_END        AT32_SRAM_END
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __BOARD_H__ */
diff --git a/bsp/at32/at32f407-start/board/linker_scripts/link.icf b/bsp/at32/at32f407-start/board/linker_scripts/link.icf
new file mode 100644
index 0000000000..65c2bfc8b7
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/linker_scripts/link.icf
@@ -0,0 +1,28 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/

+/*-Editor annotation file-*/

+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */

+/*-Specials-*/

+define symbol __ICFEDIT_intvec_start__ = 0x08000000;

+/*-Memory Regions-*/

+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;

+define symbol __ICFEDIT_region_ROM_end__   = 0x080FFFFF;

+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;

+define symbol __ICFEDIT_region_RAM_end__   = 0x20017FFF;

+/*-Sizes-*/

+define symbol __ICFEDIT_size_cstack__ = 0x0400;

+define symbol __ICFEDIT_size_heap__   = 0x0000;

+/**** End of ICF editor section. ###ICF###*/

+

+define memory mem with size = 4G;

+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];

+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];

+

+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };

+

+initialize by copy { readwrite };

+do not initialize  { section .noinit };

+

+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };

+

+place in ROM_region   { readonly };

+place in RAM_region   { readwrite, last block CSTACK};
\ No newline at end of file
diff --git a/bsp/at32/at32f407-start/board/linker_scripts/link.lds b/bsp/at32/at32f407-start/board/linker_scripts/link.lds
new file mode 100644
index 0000000000..27269dd77e
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/linker_scripts/link.lds
@@ -0,0 +1,156 @@
+/*
+ * linker script for AT32 with GNU ld
+ */
+
+/* Program Entry, set to mark it as "used" and avoid gc */
+MEMORY
+{
+    ROM (rx) : ORIGIN = 0x08000000, LENGTH = 1024k /* 1024KB flash */
+    RAM (rw) : ORIGIN = 0x20000000, LENGTH =  96k /* 96K sram */
+}
+ENTRY(Reset_Handler)
+_system_stack_size = 0x200;
+
+SECTIONS
+{
+    .text :
+    {
+        . = ALIGN(4);
+        _stext = .;
+        KEEP(*(.isr_vector))            /* Startup code */
+
+        . = ALIGN(4);
+        *(.text)                        /* remaining code */
+        *(.text.*)                      /* remaining code */
+        *(.rodata)                      /* read-only data (constants) */
+        *(.rodata*)
+        *(.glue_7)
+        *(.glue_7t)
+        *(.gnu.linkonce.t*)
+
+        /* section information for finsh shell */
+        . = ALIGN(4);
+        __fsymtab_start = .;
+        KEEP(*(FSymTab))
+        __fsymtab_end = .;
+
+        . = ALIGN(4);
+        __vsymtab_start = .;
+        KEEP(*(VSymTab))
+        __vsymtab_end = .;
+
+        /* section information for initial. */
+        . = ALIGN(4);
+        __rt_init_start = .;
+        KEEP(*(SORT(.rti_fn*)))
+        __rt_init_end = .;
+
+        . = ALIGN(4);
+
+        PROVIDE(__ctors_start__ = .);
+        KEEP (*(SORT(.init_array.*)))
+        KEEP (*(.init_array))
+        PROVIDE(__ctors_end__ = .);
+
+        . = ALIGN(4); 
+
+        _etext = .;
+    } > ROM = 0
+
+    /* .ARM.exidx is sorted, so has to go in its own output section.  */
+    __exidx_start = .;
+    .ARM.exidx :
+    {
+        *(.ARM.exidx* .gnu.linkonce.armexidx.*)
+
+        /* This is used by the startup in order to initialize the .data secion */
+        _sidata = .;
+    } > ROM
+    __exidx_end = .;
+
+    /* .data section which is used for initialized data */
+
+    .data : AT (_sidata)
+    {
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .data secion */
+        _sdata = . ;
+
+        *(.data)
+        *(.data.*)
+        *(.gnu.linkonce.d*)
+
+        PROVIDE(__dtors_start__ = .);
+        KEEP(*(SORT(.dtors.*)))
+        KEEP(*(.dtors))
+        PROVIDE(__dtors_end__ = .);
+        
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .data secion */
+        _edata = . ;
+    } >RAM
+
+    .stack : 
+    {
+        . = ALIGN(4);
+        _sstack = .;
+        . = . + _system_stack_size;
+        . = ALIGN(4);
+        _estack = .;
+    } >RAM
+
+    __bss_start = .;
+    .bss :
+    {
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .bss secion */
+        _sbss = .;
+
+        *(.bss)
+        *(.bss.*)
+        *(COMMON)
+
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .bss secion */
+        _ebss = . ;
+        
+        *(.bss.init)
+    } > RAM
+    __bss_end = .;
+
+    _end = .;
+
+    /* Stabs debugging sections.  */
+    .stab          0 : { *(.stab) }
+    .stabstr       0 : { *(.stabstr) }
+    .stab.excl     0 : { *(.stab.excl) }
+    .stab.exclstr  0 : { *(.stab.exclstr) }
+    .stab.index    0 : { *(.stab.index) }
+    .stab.indexstr 0 : { *(.stab.indexstr) }
+    .comment       0 : { *(.comment) }
+    /* DWARF debug sections.
+     * Symbols in the DWARF debugging sections are relative to the beginning
+     * of the section so we begin them at 0.  */
+    /* DWARF 1 */
+    .debug          0 : { *(.debug) }
+    .line           0 : { *(.line) }
+    /* GNU DWARF 1 extensions */
+    .debug_srcinfo  0 : { *(.debug_srcinfo) }
+    .debug_sfnames  0 : { *(.debug_sfnames) }
+    /* DWARF 1.1 and DWARF 2 */
+    .debug_aranges  0 : { *(.debug_aranges) }
+    .debug_pubnames 0 : { *(.debug_pubnames) }
+    /* DWARF 2 */
+    .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
+    .debug_abbrev   0 : { *(.debug_abbrev) }
+    .debug_line     0 : { *(.debug_line) }
+    .debug_frame    0 : { *(.debug_frame) }
+    .debug_str      0 : { *(.debug_str) }
+    .debug_loc      0 : { *(.debug_loc) }
+    .debug_macinfo  0 : { *(.debug_macinfo) }
+    /* SGI/MIPS DWARF 2 extensions */
+    .debug_weaknames 0 : { *(.debug_weaknames) }
+    .debug_funcnames 0 : { *(.debug_funcnames) }
+    .debug_typenames 0 : { *(.debug_typenames) }
+    .debug_varnames  0 : { *(.debug_varnames) }
+}
diff --git a/bsp/at32/at32f407-start/board/linker_scripts/link.sct b/bsp/at32/at32f407-start/board/linker_scripts/link.sct
new file mode 100644
index 0000000000..5498d58853
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/linker_scripts/link.sct
@@ -0,0 +1,15 @@
+; *************************************************************

+; *** Scatter-Loading Description File generated by uVision ***

+; *************************************************************

+

+LR_IROM1 0x08000000 0x00100000  {    ; load region size_region

+  ER_IROM1 0x08000000 0x00100000  {  ; load address = execution address

+   *.o (RESET, +First)

+   *(InRoot$$Sections)

+   .ANY (+RO)

+  }

+  RW_IRAM1 0x20000000 0x00018000  {  ; RW data

+   .ANY (+RW +ZI)

+  }

+}

+

diff --git a/bsp/at32/at32f407-start/board/msp/at32_msp.c b/bsp/at32/at32f407-start/board/msp/at32_msp.c
new file mode 100644
index 0000000000..5ea74628f3
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/msp/at32_msp.c
@@ -0,0 +1,258 @@
+/**
+  ******************************************************************************
+  * @file    at32_msp.c
+  * @author  Artery Technology
+  * @version V1.0.0
+  * @date    2020-01-10
+  * @brief   Msp source file
+  ******************************************************************************
+  * @attention
+  *
+  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
+  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
+  * TIME. AS A RESULT, ARTERYTEK SHALL NOT BE HELD LIABLE FOR ANY
+  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
+  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
+  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
+  *
+  * <h2><center>&copy; COPYRIGHT 2018 ArteryTek</center></h2>
+  ******************************************************************************
+  */
+
+#include <at32f4xx.h>
+#include <rtthread.h>
+#include "at32_msp.h"
+
+#ifdef BSP_USING_UART
+void at32_msp_usart_init(void *Instance)
+{
+    GPIO_InitType GPIO_InitStruct;
+    USART_Type *USARTx = (USART_Type *)Instance;
+
+    GPIO_StructInit(&GPIO_InitStruct);
+    GPIO_InitStruct.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+#ifdef BSP_USING_UART1
+    if(USART1 == USARTx)
+    {
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_USART1, ENABLE);
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOA, ENABLE);
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_9;
+        GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_10;
+        GPIO_Init(GPIOA, &GPIO_InitStruct);
+    }
+#endif
+#ifdef BSP_USING_UART2
+    if(USART2 == USARTx)
+    {
+        RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_USART2, ENABLE);
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOA, ENABLE);
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_2;
+        GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_3;
+        GPIO_Init(GPIOA, &GPIO_InitStruct);
+    }
+#endif
+#ifdef BSP_USING_UART3
+    if(USART3 == USARTx)
+    {
+        RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_USART3, ENABLE);
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOB, ENABLE);
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_10;
+        GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_11;
+        GPIO_Init(GPIOB, &GPIO_InitStruct);
+    }
+#endif
+    /* Add others */
+}
+#endif /* BSP_USING_SERIAL */
+
+#ifdef BSP_USING_SPI
+void at32_msp_spi_init(void *Instance)
+{
+    GPIO_InitType GPIO_InitStruct;
+    SPI_Type *SPIx = (SPI_Type *)Instance;
+
+    GPIO_StructInit(&GPIO_InitStruct);
+    GPIO_InitStruct.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+#ifdef BSP_USING_SPI1
+    if(SPI1 == SPIx)
+    {
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_SPI1, ENABLE);
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOA, ENABLE);
+
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT_PP;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_4;
+        GPIO_Init(GPIOA, &GPIO_InitStruct);
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_5 | GPIO_Pins_7;
+        GPIO_Init(GPIOA, &GPIO_InitStruct);
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_6;
+        GPIO_Init(GPIOA, &GPIO_InitStruct);
+    }
+#endif
+#ifdef BSP_USING_SPI2
+    if(SPI2 == SPIx)
+    {
+        RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_SPI2, ENABLE);
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOB, ENABLE);
+
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT_PP;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_12;
+        GPIO_Init(GPIOB, &GPIO_InitStruct);
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_13 | GPIO_Pins_15;
+        GPIO_Init(GPIOB, &GPIO_InitStruct);
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_14;
+        GPIO_Init(GPIOB, &GPIO_InitStruct);
+    }
+#endif
+    /* Add others */
+}
+#endif /* BSP_USING_SPI */
+
+#ifdef BSP_USING_SDIO
+void at32_msp_sdio_init(void *Instance)
+{
+    GPIO_InitType GPIO_InitStructure;
+    SDIO_Type *SDIOx = (SDIO_Type *)Instance;
+
+    GPIO_StructInit(&GPIO_InitStructure);
+    GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+
+    if(SDIO1 == SDIOx)
+    {
+        /* if used dma ... */
+        RCC_AHBPeriphClockCmd(RCC_AHBPERIPH_DMA2, ENABLE);
+
+        RCC_AHBPeriphClockCmd(RCC_AHBPERIPH_SDIO1, ENABLE);
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOC | RCC_APB2PERIPH_GPIOD, ENABLE);
+        GPIO_InitStructure.GPIO_Pins = GPIO_Pins_8 | GPIO_Pins_9 | GPIO_Pins_10 | GPIO_Pins_11 | GPIO_Pins_12;
+        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_Init(GPIOC, &GPIO_InitStructure);
+
+        GPIO_InitStructure.GPIO_Pins = GPIO_Pins_2;
+        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_Init(GPIOD, &GPIO_InitStructure);
+    }
+}
+#endif /* BSP_USING_SDIO */
+
+#ifdef BSP_USING_PWM
+void at32_msp_tmr_init(void *Instance)
+{
+    GPIO_InitType GPIO_InitStructure;
+    TMR_Type *TMRx = (TMR_Type *)Instance;
+
+    if(TMRx == TMR1)
+    {
+        /* TMR1 clock enable */
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_TMR1, ENABLE);
+        /* GPIOA clock enable */
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOA, ENABLE);
+
+        /* GPIOA Configuration:TMR1 Channel1 and Channel4 as alternate function push-pull */
+        GPIO_InitStructure.GPIO_Pins = GPIO_Pins_8 | GPIO_Pins_11;
+        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+
+        GPIO_Init(GPIOA, &GPIO_InitStructure);
+    }
+
+    if(TMRx == TMR2)
+    {
+        /* TMR2 clock enable */
+        RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_TMR2, ENABLE);
+        /* GPIOA clock enable */
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_GPIOA, ENABLE);
+
+        /* GPIOA Configuration:TMR2 Channel1 and Channel2 as alternate function push-pull */
+        GPIO_InitStructure.GPIO_Pins = GPIO_Pins_0 | GPIO_Pins_1;
+        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
+        GPIO_InitStructure.GPIO_MaxSpeed = GPIO_MaxSpeed_50MHz;
+
+        GPIO_Init(GPIOA, &GPIO_InitStructure);
+    }
+    /* Add others */
+}
+#endif /* BSP_USING_PWM */
+
+#ifdef BSP_USING_ADC
+void at32_msp_adc_init(void *Instance)
+{
+    GPIO_InitType GPIO_InitStruct;
+    ADC_Type *ADCx = (ADC_Type *)Instance;
+
+#ifdef BSP_USING_ADC1  
+    if(ADCx == ADC1)
+    {   
+        /* ADC1 & GPIO clock enable */
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_ADC1 | RCC_APB2PERIPH_GPIOA | RCC_APB2PERIPH_GPIOB | RCC_APB2PERIPH_GPIOC,ENABLE);
+		
+        /* Configure ADC Channel as analog input */      
+        GPIO_StructInit(&GPIO_InitStruct);
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_0 | GPIO_Pins_1 | GPIO_Pins_2 | GPIO_Pins_3 | GPIO_Pins_4 | GPIO_Pins_5;
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_ANALOG;
+        GPIO_Init(GPIOC, &GPIO_InitStruct);
+        
+    }
+#endif
+
+#ifdef BSP_USING_ADC2  
+    if(ADCx == ADC2)
+    {
+        /* ADC2 & GPIO clock enable */
+        RCC_APB2PeriphClockCmd(RCC_APB2PERIPH_ADC2 | RCC_APB2PERIPH_GPIOA | RCC_APB2PERIPH_GPIOB | RCC_APB2PERIPH_GPIOC,ENABLE);
+      
+        /* Configure ADC Channel as analog input */      
+        GPIO_StructInit(&GPIO_InitStruct);
+        GPIO_InitStruct.GPIO_Pins = GPIO_Pins_0 | GPIO_Pins_1 | GPIO_Pins_2 | GPIO_Pins_3 | GPIO_Pins_4 | GPIO_Pins_5;
+        GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN_ANALOG;
+        GPIO_Init(GPIOC, &GPIO_InitStruct);
+    }
+#endif     
+}
+#endif /* BSP_USING_ADC */
+
+#ifdef BSP_USING_HWTIMER
+void at32_msp_hwtmr_init(void *Instance)
+{
+    TMR_Type *TMRx = (TMR_Type *)Instance;
+
+#ifdef BSP_USING_HWTMR3
+    if(TMRx == TMR3)
+    {
+        /* TMR3 clock enable */
+        RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_TMR3, ENABLE);
+    }
+#endif 
+
+#ifdef BSP_USING_HWTMR4
+    if(TMRx == TMR4)
+    {
+        /* TMR4 clock enable */
+        RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_TMR4, ENABLE);
+    }
+#endif
+
+#ifdef BSP_USING_HWTMR5
+    if(TMRx == TMR5)
+    {
+        /* TMR5 clock enable */
+        RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_TMR5, ENABLE);
+    }
+#endif
+}
+#endif
diff --git a/bsp/at32/at32f407-start/board/msp/at32_msp.h b/bsp/at32/at32f407-start/board/msp/at32_msp.h
new file mode 100644
index 0000000000..c59bab2b2c
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/msp/at32_msp.h
@@ -0,0 +1,33 @@
+/**
+  ******************************************************************************
+  * @file    at32_msp.h
+  * @author  Artery Technology
+  * @version V1.0.0
+  * @date    2020-01-10
+  * @brief   Msp header file
+  ******************************************************************************
+  * @attention
+  *
+  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
+  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
+  * TIME. AS A RESULT, ARTERYTEK SHALL NOT BE HELD LIABLE FOR ANY
+  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
+  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
+  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
+  *
+  * <h2><center>&copy; COPYRIGHT 2018 ArteryTek</center></h2>
+  ******************************************************************************
+  */
+
+#ifndef __AT32_MSP_H__
+#define __AT32_MSP_H__
+
+void at32_msp_usart_init(void *Instance);
+void at32_msp_spi_init(void *Instance);
+void at32_msp_tmr_init(void *Instance);
+void at32_msp_i2c_init(void *Instance);
+void at32_msp_sdio_init(void *Instance);
+void at32_msp_adc_init(void *Instance);
+void at32_msp_hwtmr_init(void *Instance);
+
+#endif /* __AT32_MSP_H__ */
diff --git a/bsp/at32/at32f407-start/board/msp/system_at32f4xx.c b/bsp/at32/at32f407-start/board/msp/system_at32f4xx.c
new file mode 100644
index 0000000000..efda1bc90b
--- /dev/null
+++ b/bsp/at32/at32f407-start/board/msp/system_at32f4xx.c
@@ -0,0 +1,3457 @@
+/**
+  ******************************************************************************
+  * @file    system_at32f4xx.c
+  * @author  Artery Technology
+  * @version V1.0.0
+  * @date    2019-05-27
+  * @brief   CMSIS Cortex-M4 system source file
+  ******************************************************************************
+  * @attention
+  *
+  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
+  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
+  * TIME. AS A RESULT, ARTERYTEK SHALL NOT BE HELD LIABLE FOR ANY
+  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
+  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
+  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
+  *
+  * <h2><center>&copy; COPYRIGHT 2018 ArteryTek</center></h2>
+  ******************************************************************************
+  */ 
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup at32f4xx_system
+  * @{
+  */
+
+/** @addtogroup at32f4xx_System_Private_Includes
+  * @{
+  */
+
+#include "at32f4xx.h"
+
+/**
+  * @}
+  */
+
+/** @addtogroup at32f4xx_System_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup at32f4xx_System_Private_Defines
+  * @{
+  */
+
+/*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
+   frequency (after reset the HSI is used as SYSCLK source)
+
+   IMPORTANT NOTE:
+   ==============
+   1. After each device reset the HSI is used as System clock source.
+
+   2. Please make sure that the selected System clock doesn't exceed your device's
+      maximum frequency.
+
+   3. If none of the define below is enabled, the HSI is used as System clock
+    source.
+
+   4. The System clock configuration functions provided within this file assume that:
+        - For at32f4xx devices, an external 8MHz crystal is used to drive the System clock.
+     If you are using different crystal you have to adapt those functions accordingly.
+
+      Clock (MHz)
+          PLL from HSE or HSI
+          SYSCLK	    HCLK	PCLK2	PCLK1
+          24	        24	    24	    24
+          36	        36	    36	    36
+          48	        48	    48	    24
+          56	        56	    56	    28
+          72	        72	    72	    36
+          96	        96	    48	    48
+          108	        108	    54	    54
+          120	        120	    60	    60
+          144	        144	    72	    72
+          150	        150	    75	    75
+          168	        168	    84	    84
+          176	        176	    88	    88
+          192	        192	    96	    96
+          200	        200	    100	    100
+          224	        224	    112	    112
+          240	        240	    120	    120
+    */
+
+#if defined (AT32F403xx) || defined (AT32F413xx) || \
+    defined (AT32F415xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+/* #define SYSCLK_FREQ_HSE          HSE_VALUE */
+/* #define SYSCLK_FREQ_24MHz        24000000 */
+/* #define SYSCLK_FREQ_36MHz        36000000 */
+/* #define SYSCLK_FREQ_48MHz        48000000 */
+/* #define SYSCLK_FREQ_56MHz        56000000 */
+/* #define SYSCLK_FREQ_72MHz        72000000 */
+/* #define SYSCLK_FREQ_96MHz        96000000 */
+/* #define SYSCLK_FREQ_108MHz       108000000 */
+/* #define SYSCLK_FREQ_120MHz       120000000 */
+/* #define SYSCLK_FREQ_144MHz       144000000 */
+/* #define SYSCLK_FREQ_24MHz_HSI    24000000 */
+/* #define SYSCLK_FREQ_36MHz_HSI    36000000 */
+/* #define SYSCLK_FREQ_48MHz_HSI    48000000 */
+/* #define SYSCLK_FREQ_56MHz_HSI    56000000 */
+/* #define SYSCLK_FREQ_72MHz_HSI    72000000 */
+/* #define SYSCLK_FREQ_96MHz_HSI    96000000 */
+/* #define SYSCLK_FREQ_108MHz_HSI   108000000 */
+/* #define SYSCLK_FREQ_120MHz_HSI   120000000 */
+/* #define SYSCLK_FREQ_144MHz_HSI   144000000 */
+#endif
+
+#if defined (AT32F415xx)
+/* #define SYSCLK_FREQ_150MHz       150000000 */
+/* #define SYSCLK_FREQ_150MHz_HSI   150000000 */
+#endif
+
+#if defined (AT32F403xx) || defined (AT32F413xx) || \
+    defined (AT32F403Axx)|| defined (AT32F407xx)
+/* #define SYSCLK_FREQ_168MHz       168000000 */
+/* #define SYSCLK_FREQ_176MHz       176000000 */
+/* #define SYSCLK_FREQ_192MHz       192000000 */
+#define SYSCLK_FREQ_200MHz       200000000
+/* #define SYSCLK_FREQ_168MHz_HSI   168000000 */
+/* #define SYSCLK_FREQ_176MHz_HSI   176000000 */
+/* #define SYSCLK_FREQ_192MHz_HSI   192000000 */
+/* #define SYSCLK_FREQ_200MHz_HSI   200000000 */
+#endif
+
+#if defined (AT32F403Axx)|| defined (AT32F407xx)
+/* #define SYSCLK_FREQ_224MHz       224000000 */
+/* #define SYSCLK_FREQ_240MHz       240000000 */
+/* #define SYSCLK_FREQ_224MHz_HSI   224000000 */
+/* #define SYSCLK_FREQ_240MHz_HSI   240000000 */
+#endif
+
+/*!< Uncomment the following line if you need to use external SRAM mounted
+     (AT32 High density and XL-density devices) as data memory */
+
+/* #define DATA_IN_ExtSRAM */
+
+/*!< Uncomment the following line if you need to relocate your vector Table in
+     Internal SRAM. */
+/* #define VECT_TAB_SRAM */
+#define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
+This value must be a multiple of 0x200. */
+
+
+/**
+  * @}
+  */
+
+/** @addtogroup at32f4xx_System_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup at32f4xx_System_Private_Variables
+  * @{
+  */
+
+/*******************************************************************************
+*  Clock Definitions
+*******************************************************************************/
+#ifdef SYSCLK_FREQ_HSE
+uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_24MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_36MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_48MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_56MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_72MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_96MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_96MHz;        /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_108MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_108MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_120MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_120MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_144MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_144MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_150MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_150MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_168MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_168MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_176MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_176MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_192MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_192MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_200MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_200MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_224MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_224MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_240MHz
+uint32_t SystemCoreClock         = SYSCLK_FREQ_240MHz;       /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_24MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_36MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_48MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_56MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_72MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_96MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_96MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_108MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_108MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_120MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_120MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_144MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_144MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_150MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_150MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_168MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_168MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_176MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_176MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_192MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_192MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_200MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_200MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_224MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_224MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#elif defined SYSCLK_FREQ_240MHz_HSI
+uint32_t SystemCoreClock         = SYSCLK_FREQ_240MHz_HSI;    /*!< System Clock Frequency (Core Clock) */
+#else /*!< HSI Selected as System Clock source */
+#define SYSCLK_FREQ_HSI            HSI_VALUE
+uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
+#endif
+
+__I uint8_t AHBPscTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
+/**
+  * @}
+  */
+
+/** @addtogroup at32f4xx_System_Private_FunctionPrototypes
+  * @{
+  */
+
+static void SetSysClock(void);
+
+#ifdef SYSCLK_FREQ_HSE
+static void SetSysClockToHSE(void);
+#elif defined SYSCLK_FREQ_24MHz
+static void SetSysClockTo24M(void);
+#elif defined SYSCLK_FREQ_36MHz
+static void SetSysClockTo36M(void);
+#elif defined SYSCLK_FREQ_48MHz
+static void SetSysClockTo48M(void);
+#elif defined SYSCLK_FREQ_56MHz
+static void SetSysClockTo56M(void);
+#elif defined SYSCLK_FREQ_72MHz
+static void SetSysClockTo72M(void);
+#elif defined SYSCLK_FREQ_96MHz
+static void SetSysClockTo96M(void);
+#elif defined SYSCLK_FREQ_108MHz
+static void SetSysClockTo108M(void);
+#elif defined SYSCLK_FREQ_120MHz
+static void SetSysClockTo120M(void);
+#elif defined SYSCLK_FREQ_144MHz
+static void SetSysClockTo144M(void);
+#elif defined SYSCLK_FREQ_150MHz
+static void SetSysClockTo150M(void);
+#elif defined SYSCLK_FREQ_168MHz
+static void SetSysClockTo168M(void);
+#elif defined SYSCLK_FREQ_176MHz
+static void SetSysClockTo176M(void);
+#elif defined SYSCLK_FREQ_192MHz
+static void SetSysClockTo192M(void);
+#elif defined SYSCLK_FREQ_200MHz
+static void SetSysClockTo200M(void);
+#elif defined SYSCLK_FREQ_224MHz
+static void SetSysClockTo224M(void);
+#elif defined SYSCLK_FREQ_240MHz
+static void SetSysClockTo240M(void);
+#elif defined SYSCLK_FREQ_24MHz_HSI
+static void SetSysClockTo24MHSI(void);
+#elif defined SYSCLK_FREQ_36MHz_HSI
+static void SetSysClockTo36MHSI(void);
+#elif defined SYSCLK_FREQ_48MHz_HSI
+static void SetSysClockTo48MHSI(void);
+#elif defined SYSCLK_FREQ_56MHz_HSI
+static void SetSysClockTo56MHSI(void);
+#elif defined SYSCLK_FREQ_72MHz_HSI
+static void SetSysClockTo72MHSI(void);
+#elif defined SYSCLK_FREQ_96MHz_HSI
+static void SetSysClockTo96MHSI(void);
+#elif defined SYSCLK_FREQ_108MHz_HSI
+static void SetSysClockTo108MHSI(void);
+#elif defined SYSCLK_FREQ_120MHz_HSI
+static void SetSysClockTo120MHSI(void);
+#elif defined SYSCLK_FREQ_144MHz_HSI
+static void SetSysClockTo144MHSI(void);
+#elif defined SYSCLK_FREQ_150MHz_HSI
+static void SetSysClockTo150MHSI(void);
+#elif defined SYSCLK_FREQ_168MHz_HSI
+static void SetSysClockTo168MHSI(void);
+#elif defined SYSCLK_FREQ_176MHz_HSI
+static void SetSysClockTo176MHSI(void);
+#elif defined SYSCLK_FREQ_192MHz_HSI
+static void SetSysClockTo192MHSI(void);
+#elif defined SYSCLK_FREQ_200MHz_HSI
+static void SetSysClockTo200MHSI(void);
+#elif defined SYSCLK_FREQ_224MHz_HSI
+static void SetSysClockTo224MHSI(void);
+#elif defined SYSCLK_FREQ_240MHz_HSI
+static void SetSysClockTo240MHSI(void);
+#endif
+
+#ifdef DATA_IN_ExtSRAM
+static void SystemInit_ExtMemCtrl(void);
+#endif /* DATA_IN_ExtSRAM */
+
+/**
+  * @}
+  */
+
+/** @addtogroup at32f4xx_System_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Setup the microcontroller system
+  *         Initialize the Embedded Flash Interface, the PLL and update the
+  *         SystemCoreClock variable.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+void SystemInit (void)
+{
+#if defined (AT32F415xx)
+  /* Enable low power mode, 0x40007050[bit2] */
+  RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_PWR, ENABLE);
+  *(volatile uint8_t *)(0x40007050) |= (uint8_t)(0x1 << 2);
+  RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_PWR, DISABLE);
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U * 2U) |         /* set CP10 Full Access */
+                 (3U << 11U * 2U)  );       /* set CP11 Full Access */
+#endif
+
+  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
+  /* Set HSIEN bit */
+  BIT_SET(RCC->CTRL, RCC_CTRL_HSIEN);
+
+  /* Reset SW, AHBPSC, APB1PSC, APB2PSC, ADCPSC and CLKOUT bits */
+  BIT_CLEAR(RCC->CFG, RCC_CFG_SYSCLKSEL | RCC_CFG_AHBPSC | \
+            RCC_CFG_APB1PSC | RCC_CFG_APB2PSC | \
+            RCC_CFG_ADCPSC | RCC_CFG_CLKOUT);
+
+  /* Reset HSEEN, HSECFDEN and PLLEN bits */
+  BIT_CLEAR(RCC->CTRL, RCC_CTRL_HSEEN | RCC_CTRL_HSECFDEN | \
+            RCC_CTRL_PLLEN);
+
+  /* Reset HSEBYPS bit */
+  BIT_CLEAR(RCC->CTRL, RCC_CTRL_HSEBYPS);
+
+  /* Reset PLLRC, PLLHSEPSC, PLLMUL, USBPSC and PLLRANGE bits */
+  BIT_CLEAR(RCC->CFG, RCC_CFG_PLLRC | RCC_CFG_PLLHSEPSC | \
+            RCC_CFG_PLLMULT | RCC_CFG_USBPSC | RCC_CFG_PLLRANGE);
+
+  /* Reset USB768B, CLKOUT[3], HSICAL_KEY[7:0] */
+  BIT_CLEAR(RCC->MISC, 0x010100FF);
+
+  /* Disable all interrupts and clear pending bits  */
+  RCC->CLKINT = RCC_CLKINT_LSISTBLFC | RCC_CLKINT_LSESTBLFC | \
+                RCC_CLKINT_HSISTBLFC | RCC_CLKINT_HSESTBLFC | \
+                RCC_CLKINT_PLLSTBLFC | RCC_CLKINT_HSECFDFC;
+
+#ifdef DATA_IN_ExtSRAM
+  SystemInit_ExtMemCtrl();
+#endif /* DATA_IN_ExtSRAM */
+
+  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
+  /* Configure the Flash Latency cycles and enable prefetch buffer */
+  SetSysClock();
+
+#ifdef VECT_TAB_SRAM
+  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
+#else
+  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
+#endif
+}
+
+/**
+  * @brief  Update SystemCoreClock variable according to Clock Register Values.
+  *         The SystemCoreClock variable contains the core clock (HCLK), it can
+  *         be used by the user application to setup the SysTick timer or configure
+  *         other parameters.
+  *
+  * @note   Each time the core clock (HCLK) changes, this function must be called
+  *         to update SystemCoreClock variable value. Otherwise, any configuration
+  *         based on this variable will be incorrect.
+  *
+  * @note   - The system frequency computed by this function is not the real
+  *           frequency in the chip. It is calculated based on the predefined
+  *           constant and the selected clock source:
+  *
+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
+  *
+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
+  *
+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
+  *             or HSI_VALUE(*) multiplied by the PLL factors.
+  *
+  *         (*) HSI_VALUE is a constant defined in at32f4xx.h file (default value
+  *             8 MHz) but the real value may vary depending on the variations
+  *             in voltage and temperature.
+  *
+  *         (**) HSE_VALUE is a constant defined in at32f4xx.h file (default value
+  *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
+  *              that HSE_VALUE is same as the real frequency of the crystal used.
+  *              Otherwise, this function may have wrong result.
+  *
+  *         - The result of this function could be not correct when using fractional
+  *           value for HSE crystal.
+  * @param  None
+  * @retval None
+  */
+void SystemCoreClockUpdate (void)
+{
+  uint32_t tmp = 0, pllmult = 0, pllrefclk = 0, tempcfg = 0;
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  tmp = RCC->CFG & RCC_CFG_SYSCLKSTS;
+
+  switch (tmp)
+  {
+  case RCC_CFG_SYSCLKSTS_HSI:  /* HSI used as system clock */
+    SystemCoreClock = HSI_VALUE;
+    break;
+
+  case RCC_CFG_SYSCLKSTS_HSE:  /* HSE used as system clock */
+    SystemCoreClock = HSE_VALUE;
+    break;
+
+  case RCC_CFG_SYSCLKSTS_PLL:  /* PLL used as system clock */
+    /* Get PLL clock source and multiplication factor ----------------------*/
+    pllrefclk = RCC->CFG & RCC_CFG_PLLRC;
+    tempcfg = RCC->CFG;
+    pllmult = RCC_GET_PLLMULT(tempcfg);
+
+    if (pllrefclk == RCC_PLLRefClk_HSI_Div2)
+    {
+      /* HSI oscillator clock divided by 2 selected as PLL clock entry */
+      SystemCoreClock = (HSI_VALUE >> 1) * pllmult;
+    }
+    else
+    {
+      /* HSE selected as PLL clock entry */
+      if ((RCC->CFG & RCC_CFG_PLLHSEPSC) != (uint32_t)RESET)
+      {
+        /* HSE oscillator clock divided by 2 */
+        SystemCoreClock = (HSE_VALUE >> 1) * pllmult;
+      }
+      else
+      {
+        SystemCoreClock = HSE_VALUE * pllmult;
+      }
+    }
+
+    break;
+
+  default:
+    SystemCoreClock = HSI_VALUE;
+    break;
+  }
+
+  /* Compute HCLK clock frequency ----------------*/
+  /* Get HCLK prescaler */
+  tmp = AHBPscTable[((RCC->CFG & RCC_CFG_AHBPSC) >> 4)];
+  /* HCLK clock frequency */
+  SystemCoreClock >>= tmp;
+}
+
+/**
+  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClock(void)
+{
+#ifdef SYSCLK_FREQ_HSE
+  SetSysClockToHSE();
+#elif defined SYSCLK_FREQ_24MHz
+  SetSysClockTo24M();
+#elif defined SYSCLK_FREQ_36MHz
+  SetSysClockTo36M();
+#elif defined SYSCLK_FREQ_48MHz
+  SetSysClockTo48M();
+#elif defined SYSCLK_FREQ_56MHz
+  SetSysClockTo56M();
+#elif defined SYSCLK_FREQ_72MHz
+  SetSysClockTo72M();
+#elif defined SYSCLK_FREQ_96MHz
+  SetSysClockTo96M();
+#elif defined SYSCLK_FREQ_108MHz
+  SetSysClockTo108M();
+#elif defined SYSCLK_FREQ_120MHz
+  SetSysClockTo120M();
+#elif defined SYSCLK_FREQ_144MHz
+  SetSysClockTo144M();
+#elif defined SYSCLK_FREQ_150MHz
+  SetSysClockTo150M();
+#elif defined SYSCLK_FREQ_168MHz
+  SetSysClockTo168M();
+#elif defined SYSCLK_FREQ_176MHz
+  SetSysClockTo176M();
+#elif defined SYSCLK_FREQ_192MHz
+  SetSysClockTo192M();
+#elif defined SYSCLK_FREQ_200MHz
+  SetSysClockTo200M();
+#elif defined SYSCLK_FREQ_224MHz
+  SetSysClockTo224M();
+#elif defined SYSCLK_FREQ_240MHz
+  SetSysClockTo240M();
+#elif defined SYSCLK_FREQ_24MHz_HSI
+  SetSysClockTo24MHSI();
+#elif defined SYSCLK_FREQ_36MHz_HSI
+  SetSysClockTo36MHSI();
+#elif defined SYSCLK_FREQ_48MHz_HSI
+  SetSysClockTo48MHSI();
+#elif defined SYSCLK_FREQ_56MHz_HSI
+  SetSysClockTo56MHSI();
+#elif defined SYSCLK_FREQ_72MHz_HSI
+  SetSysClockTo72MHSI();
+#elif defined SYSCLK_FREQ_96MHz_HSI
+  SetSysClockTo96MHSI();
+#elif defined SYSCLK_FREQ_108MHz_HSI
+  SetSysClockTo108MHSI();
+#elif defined SYSCLK_FREQ_120MHz_HSI
+  SetSysClockTo120MHSI();
+#elif defined SYSCLK_FREQ_144MHz_HSI
+  SetSysClockTo144MHSI();
+#elif defined SYSCLK_FREQ_150MHz_HSI
+  SetSysClockTo150MHSI();
+#elif defined SYSCLK_FREQ_168MHz_HSI
+  SetSysClockTo168MHSI();
+#elif defined SYSCLK_FREQ_176MHz_HSI
+  SetSysClockTo176MHSI();
+#elif defined SYSCLK_FREQ_192MHz_HSI
+  SetSysClockTo192MHSI();
+#elif defined SYSCLK_FREQ_200MHz_HSI
+  SetSysClockTo200MHSI();
+#elif defined SYSCLK_FREQ_224MHz_HSI
+  SetSysClockTo224MHSI();
+#elif defined SYSCLK_FREQ_240MHz_HSI
+  SetSysClockTo240MHSI();
+#endif
+
+  /* If none of the define above is enabled, the HSI is used as System clock
+     source (default after reset) */
+}
+
+/**
+  * @brief  Setup the external memory controller. Called in startup_at32f4xx.s
+  *          before jump to __main
+  * @param  None
+  * @retval None
+  */
+#ifdef DATA_IN_ExtSRAM
+/**
+  * @brief  Setup the external memory controller.
+  *         Called in startup_at32f4xx_xx.s/.c before jump to main.
+  * 	      This function configures the external SRAM mounted
+  *         (AT32 High density devices). This SRAM will be used as program
+  *         data memory (including heap and stack).
+  * @param  None
+  * @retval None
+  */
+void SystemInit_ExtMemCtrl(void)
+{
+  /* Enable XMC clock */
+  RCC->AHBEN = RCC_AHBEN_SRAMEN | RCC_AHBEN_FLASHEN | RCC_AHBEN_XMCEN;
+
+  /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */
+  RCC->APB2EN = RCC_APB2EN_GPIODEN | RCC_APB2EN_GPIOEEN | RCC_APB2EN_GPIOFEN | RCC_APB2EN_GPIOGEN;
+
+  /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
+  /*----------------  SRAM Address lines configuration -------------------------*/
+  /*----------------  NOE and NWE configuration --------------------------------*/
+  /*----------------  NE3 configuration ----------------------------------------*/
+  /*----------------  NBL0, NBL1 configuration ---------------------------------*/
+
+  GPIOD->CTRLL = 0x44BB44BB;
+  GPIOD->CTRLH = 0xBBBBBBBB;
+
+  GPIOE->CTRLL = 0xB44444BB;
+  GPIOE->CTRLH = 0xBBBBBBBB;
+
+  GPIOF->CTRLL = 0x44BBBBBB;
+  GPIOF->CTRLH = 0xBBBB4444;
+
+  GPIOG->CTRLL = 0x44BBBBBB;
+  GPIOG->CTRLH = 0x44444B44;
+
+  /*----------------  XMC Configuration ---------------------------------------*/
+  /*----------------  Enable XMC Bank1_SRAM Bank ------------------------------*/
+
+  XMC_Bank1->BK1CTRLR[4] = 0x00001011;
+  XMC_Bank1->BK1CTRLR[5] = 0x00000200;
+}
+#endif /* DATA_IN_ExtSRAM */
+
+#ifndef SYSCLK_FREQ_HSI
+#ifdef AT32F403xx
+/**
+  * @brief  Delay to wait for HSE stable.
+  * @note   This function should be used before reading the HSESTBL flag.
+  * @param  None
+  * @retval None
+  */
+static void WaitHseStbl(uint32_t delay)
+{
+  uint32_t i;
+
+  for(i = 0; i < delay; i++)
+    ;
+}
+#endif
+#endif /* SYSCLK_FREQ_HSI */
+
+#ifdef SYSCLK_FREQ_HSE
+/**
+  * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockToHSE(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV1;
+
+    /* Select HSE as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_HSE;
+
+    /* Wait till HSE is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != (uint32_t)0x04)
+    {
+    }
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+#elif defined SYSCLK_FREQ_24MHz
+/**
+  * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo24M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV1;
+
+    /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLHSEPSC_HSE_DIV2 | RCC_CFG_PLLMULT6);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+#elif defined SYSCLK_FREQ_36MHz
+/**
+  * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo36M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV1;
+
+    /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLHSEPSC_HSE_DIV2 | RCC_CFG_PLLMULT9);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+#elif defined SYSCLK_FREQ_48MHz
+/**
+  * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo48M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT6);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_56MHz
+/**
+  * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo56M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT7);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_72MHz
+/**
+  * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo72M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT9);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_96MHz
+/**
+  * @brief  Sets System clock frequency to 96MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo96M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 12 = 96 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT12);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT12 | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_108MHz
+/**
+  * @brief  Sets System clock frequency to 108MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo108M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_3;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSE/2) * 27 = 108 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLHSEPSC_HSE_DIV2 | RCC_CFG_PLLMULT27);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLHSEPSC_HSE_DIV2 | RCC_CFG_PLLMULT27 \
+                           | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_120MHz
+/**
+  * @brief  Sets System clock frequency to 120MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo120M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_3;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 15 = 120 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT15);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT15 | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_144MHz
+/**
+  * @brief  Sets System clock frequency to 144MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo144M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_4;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 18 = 144 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT18);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT18 | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_150MHz
+/**
+  * @brief  Sets System clock frequency to 150MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo150M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_4;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSE * 75) / (1 * 4) = 150 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE);
+    RCC_PLLconfig2(PLL_FREF_8M, 75, 1, PLL_FR_4);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_168MHz
+/**
+  * @brief  Sets System clock frequency to 168MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo168M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 21 = 168 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT21 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_176MHz
+/**
+  * @brief  Sets System clock frequency to 176MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo176M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 22 = 176 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT22 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_192MHz
+/**
+  * @brief  Sets System clock frequency to 192MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo192M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 24 = 192 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT24 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_200MHz
+/**
+  * @brief  Sets System clock frequency to 200MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo200M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 25 = 200 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT25 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_224MHz
+/**
+  * @brief  Sets System clock frequency to 224MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo224M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 28 = 224 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT28 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_240MHz
+/**
+  * @brief  Sets System clock frequency to 240MHz and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo240M(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSE */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
+
+  /* Wait till HSE is ready and if Time out is reached exit */
+  do
+  {
+    HSEStatus = RCC->CTRL & RCC_CTRL_HSESTBL;
+    StartUpCounter++;
+  }
+  while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
+#ifdef AT32F403xx 
+  WaitHseStbl(HSE_STABLE_DELAY);
+#endif
+  if ((RCC->CTRL & RCC_CTRL_HSESTBL) != RESET)
+  {
+    HSEStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSEStatus = (uint32_t)0x00;
+  }
+
+  if (HSEStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = HSE * 30 = 240 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSE | RCC_CFG_PLLMULT30 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+  else
+  {
+    /* If HSE fails to start-up, the application will have wrong clock
+         configuration. User can add here some code to deal with this error */
+  }
+}
+
+#elif defined SYSCLK_FREQ_24MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 24MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo24MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV1;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 6 = 24 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT6);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_36MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 36MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo36MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV1;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 9 = 36 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT9);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_48MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 48MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo48MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 12 = 48 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT12);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_56MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 56MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo56MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 14 = 56 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT14);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_72MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 72MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo72MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV1;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 18 = 72 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT18);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_96MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 96MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo96MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 24 = 96 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT24);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT24 | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_108MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 108MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo108MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_3;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 27 = 108 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT27);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT27 | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_120MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 120MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo120MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_3;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 30 = 120 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT30);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT30 | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_144MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 144MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo144MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_4;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 36 = 144 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+
+#if defined (AT32F415xx)
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT36);
+#else
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT36 | RCC_CFG_PLLRANGE_GT72MHZ);
+#endif
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_150MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 150MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo150MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+#if defined (AT32F415xx)
+    /* Enable Prefetch Buffer */
+    FLASH->ACR |= FLASH_ACR_PRFTBE;
+
+    /* Flash 1 wait state */
+    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
+    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_4;    
+#endif
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = ((HSI/2) * 150) / (1 * 4) = 150 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2);
+    RCC_PLLconfig2(PLL_FREF_4M, 150, 1, PLL_FR_4);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx) || defined (AT32F415xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_168MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 168MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo168MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 42 = 168 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT42 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+#elif defined SYSCLK_FREQ_176MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 176MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo176MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 44 = 176 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT44 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+#elif defined SYSCLK_FREQ_192MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 192MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo192MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 48 = 192 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT48 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+#elif defined SYSCLK_FREQ_200MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 200MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo200MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 50 = 200 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT50 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_224MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 224MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo224MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 56 = 224 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT56 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+
+#elif defined SYSCLK_FREQ_240MHz_HSI
+/**
+  * @brief  Sets System clock frequency to 240MHz from HSI and configure HCLK, PCLK2
+  *         and PCLK1 prescalers.
+  * @note   This function should be used only after reset.
+  * @param  None
+  * @retval None
+  */
+static void SetSysClockTo240MHSI(void)
+{
+  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
+
+  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
+  /* Enable HSI */
+  RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
+
+  /* Wait till HSI is ready and if Time out is reached exit */
+  do
+  {
+    HSIStatus = RCC->CTRL & RCC_CTRL_HSISTBL;
+    StartUpCounter++;
+  }
+  while((HSIStatus == 0) && (StartUpCounter != 0xFFFF));
+
+  if ((RCC->CTRL & RCC_CTRL_HSISTBL) != RESET)
+  {
+    HSIStatus = (uint32_t)0x01;
+  }
+  else
+  {
+    HSIStatus = (uint32_t)0x00;
+  }
+
+  if (HSIStatus == (uint32_t)0x01)
+  {
+    /* HCLK = SYSCLK */
+    RCC->CFG |= (uint32_t)RCC_CFG_AHBPSC_DIV1;
+
+    /* PCLK2 = HCLK/2 */
+    RCC->CFG &= 0xFFFFC7FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB2PSC_DIV2;
+
+    /* PCLK1 = HCLK/2 */
+    RCC->CFG &= 0xFFFFF8FF;
+    RCC->CFG |= (uint32_t)RCC_CFG_APB1PSC_DIV2;
+
+    /*  PLL configuration: PLLCLK = (HSI/2) * 60 = 240 MHz */
+    RCC->CFG &= RCC_CFG_PLLCFG_MASK;
+    RCC->CFG |= (uint32_t)(RCC_CFG_PLLRC_HSI_DIV2 | RCC_CFG_PLLMULT60 | RCC_CFG_PLLRANGE_GT72MHZ);
+
+    /* Enable PLL */
+    RCC->CTRL |= RCC_CTRL_PLLEN;
+
+    /* Wait till PLL is ready */
+    while((RCC->CTRL & RCC_CTRL_PLLSTBL) == 0)
+    {
+    }
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(ENABLE);
+#endif
+    /* Select PLL as system clock source */
+    RCC->CFG &= (uint32_t)((uint32_t)~(RCC_CFG_SYSCLKSEL));
+    RCC->CFG |= (uint32_t)RCC_CFG_SYSCLKSEL_PLL;
+
+    /* Wait till PLL is used as system clock source */
+    while ((RCC->CFG & (uint32_t)RCC_CFG_SYSCLKSTS) != RCC_CFG_SYSCLKSTS_PLL)
+    {
+    }
+#ifdef AT32F403xx
+    WaitHseStbl(PLL_STABLE_DELAY);
+#endif
+#if defined (AT32F413xx) || defined (AT32F403Axx)|| \
+    defined (AT32F407xx)
+    RCC_StepModeCmd(DISABLE);
+#endif
+  }
+}
+
+#endif
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/******************* (C) COPYRIGHT 2018 ArteryTek *****END OF FILE****/ 
diff --git a/bsp/at32/at32f407-start/project.ewp b/bsp/at32/at32f407-start/project.ewp
new file mode 100644
index 0000000000..ae31bd6001
--- /dev/null
+++ b/bsp/at32/at32f407-start/project.ewp
@@ -0,0 +1,2421 @@
+<project>

+  <fileVersion>3</fileVersion>

+  <configuration>

+    <name>rt-thread</name>

+    <toolchain>

+      <name>ARM</name>

+    </toolchain>

+    <debug>1</debug>

+    <settings>

+      <name>General</name>

+      <archiveVersion>3</archiveVersion>

+      <data>

+        <version>30</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>1</debug>

+        <option>

+          <name>ExePath</name>

+          <state>build\iar\Exe</state>

+        </option>

+        <option>

+          <name>ObjPath</name>

+          <state>build\iar\Obj</state>

+        </option>

+        <option>

+          <name>ListPath</name>

+          <state>build\iar\List</state>

+        </option>

+        <option>

+          <name>GEndianMode</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>Input description</name>

+          <state>Automatic choice of formatter, without multibyte support.</state>

+        </option>

+        <option>

+          <name>Output description</name>

+          <state>Automatic choice of formatter, without multibyte support.</state>

+        </option>

+        <option>

+          <name>GOutputBinary</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGCoreOrChip</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>GRuntimeLibSelect</name>

+          <version>0</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>GRuntimeLibSelectSlave</name>

+          <version>0</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>RTDescription</name>

+          <state>Use the normal configuration of the C/C++ runtime library. No locale interface, C locale, no file descriptor support, no multibytes in printf and scanf, and no hex floats in strtod.</state>

+        </option>

+        <option>

+          <name>OGProductVersion</name>

+          <state>6.30.6.53380</state>

+        </option>

+        <option>

+          <name>OGLastSavedByProductVersion</name>

+          <state>8.22.2.15993</state>

+        </option>

+        <option>

+          <name>GeneralEnableMisra</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GeneralMisraVerbose</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGChipSelectEditMenu</name>

+          <state>AT32F407VGT7	ArteryTek AT32F407VGT7</state>

+        </option>

+        <option>

+          <name>GenLowLevelInterface</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>GEndianModeBE</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>OGBufferedTerminalOutput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GenStdoutInterface</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GeneralMisraRules98</name>

+          <version>0</version>

+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+        </option>

+        <option>

+          <name>GeneralMisraVer</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GeneralMisraRules04</name>

+          <version>0</version>

+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+        </option>

+        <option>

+          <name>RTConfigPath2</name>

+          <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Normal.h</state>

+        </option>

+        <option>

+          <name>GBECoreSlave</name>

+          <version>26</version>

+          <state>39</state>

+        </option>

+        <option>

+          <name>OGUseCmsis</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGUseCmsisDspLib</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GRuntimeLibThreads</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CoreVariant</name>

+          <version>26</version>

+          <state>39</state>

+        </option>

+        <option>

+          <name>GFPUDeviceSlave</name>

+          <state>AT32F407VGT7	ArteryTek AT32F407VGT7</state>

+        </option>

+        <option>

+          <name>FPU2</name>

+          <version>0</version>

+          <state>4</state>

+        </option>

+        <option>

+          <name>NrRegs</name>

+          <version>0</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>NEON</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GFPUCoreSlave2</name>

+          <version>26</version>

+          <state>39</state>

+        </option>

+        <option>

+          <name>OGCMSISPackSelectDevice</name>

+        </option>

+        <option>

+          <name>OgLibHeap</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGLibAdditionalLocale</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGPrintfVariant</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGPrintfMultibyteSupport</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGScanfVariant</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGScanfMultibyteSupport</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GenLocaleTags</name>

+          <state />

+        </option>

+        <option>

+          <name>GenLocaleDisplayOnly</name>

+          <state />

+        </option>

+        <option>

+          <name>DSPExtension</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>TrustZone</name>

+          <state>0</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>ICCARM</name>

+      <archiveVersion>2</archiveVersion>

+      <data>

+        <version>34</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>1</debug>

+        <option>

+          <name>CCOptimizationNoSizeConstraints</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCDefines</name>

+          <state />

+          <state>AT32F407VGT7</state>

+          <state>RT_USING_DLIBC</state>

+          <state>_DLIB_FILE_DESCRIPTOR</state>

+          <state>USE_STDPERIPH_DRIVER</state>

+        </option>

+        <option>

+          <name>CCPreprocFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPreprocComments</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPreprocLine</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListCFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListCMnemonics</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListCMessages</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListAssFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListAssSource</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCEnableRemarks</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCDiagSuppress</name>

+          <state>Pa050</state>

+        </option>

+        <option>

+          <name>CCDiagRemark</name>

+          <state />

+        </option>

+        <option>

+          <name>CCDiagWarning</name>

+          <state />

+        </option>

+        <option>

+          <name>CCDiagError</name>

+          <state />

+        </option>

+        <option>

+          <name>CCObjPrefix</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCAllowList</name>

+          <version>1</version>

+          <state>00000000</state>

+        </option>

+        <option>

+          <name>CCDebugInfo</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IEndianMode</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IExtraOptionsCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IExtraOptions</name>

+          <state />

+        </option>

+        <option>

+          <name>CCLangConformance</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCSignedPlainChar</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCRequirePrototypes</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCDiagWarnAreErr</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCCompilerRuntimeInfo</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IFpuProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>OutputFile</name>

+          <state>$FILE_BNAME$.o</state>

+        </option>

+        <option>

+          <name>CCLibConfigHeader</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>PreInclude</name>

+          <state />

+        </option>

+        <option>

+          <name>CompilerMisraOverride</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCIncludePath2</name>

+          <state />

+          <state>$PROJ_DIR$\..\..\..\components\dfs\filesystems\devfs</state>

+          <state>$PROJ_DIR$\board\msp</state>

+          <state>$PROJ_DIR$\..\..\..\components\finsh</state>

+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\common</state>

+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4</state>

+          <state>$PROJ_DIR$\..\..\..\components\dfs\include</state>

+          <state>$PROJ_DIR$\..\..\..\components\drivers\spi</state>

+          <state>$PROJ_DIR$\..\..\..\components\drivers\include</state>

+          <state>$PROJ_DIR$\..\Libraries\rt_drivers</state>

+          <state>$PROJ_DIR$\.</state>

+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\common</state>

+          <state>$PROJ_DIR$\applications</state>

+          <state>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\inc</state>

+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib</state>

+          <state>$PROJ_DIR$\board</state>

+          <state>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\CMSIS</state>

+          <state>$PROJ_DIR$\..\..\..\components\dfs\filesystems\elmfat</state>

+          <state>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\CMSIS\AT32\AT32F4xx\inc</state>

+          <state>$PROJ_DIR$\..\..\..\include</state>

+        </option>

+        <option>

+          <name>CCStdIncCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCCodeSection</name>

+          <state>.text</state>

+        </option>

+        <option>

+          <name>IProcessorMode2</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCOptLevel</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCOptStrategy</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCOptLevelSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CompilerMisraRules98</name>

+          <version>0</version>

+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+        </option>

+        <option>

+          <name>CompilerMisraRules04</name>

+          <version>0</version>

+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+        </option>

+        <option>

+          <name>CCPosIndRopi</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPosIndRwpi</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPosIndNoDynInit</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccLang</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccCDialect</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IccAllowVLA</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccStaticDestr</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IccCppInlineSemantics</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccCmsis</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IccFloatSemantics</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCNoLiteralPool</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCOptStrategySlave</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCGuardCalls</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCEncSource</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCEncOutput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCEncOutputBom</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCEncInput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccExceptions2</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccRTTI2</name>

+          <state>0</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>AARM</name>

+      <archiveVersion>2</archiveVersion>

+      <data>

+        <version>10</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>1</debug>

+        <option>

+          <name>AObjPrefix</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AEndian</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>ACaseSensitivity</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>MacroChars</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AWarnEnable</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AWarnWhat</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AWarnOne</name>

+          <state />

+        </option>

+        <option>

+          <name>AWarnRange1</name>

+          <state />

+        </option>

+        <option>

+          <name>AWarnRange2</name>

+          <state />

+        </option>

+        <option>

+          <name>ADebug</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AltRegisterNames</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>ADefines</name>

+          <state />

+        </option>

+        <option>

+          <name>AList</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AListHeader</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AListing</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>Includes</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>MacDefs</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>MacExps</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>MacExec</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OnlyAssed</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>MultiLine</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>PageLengthCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>PageLength</name>

+          <state>80</state>

+        </option>

+        <option>

+          <name>TabSpacing</name>

+          <state>8</state>

+        </option>

+        <option>

+          <name>AXRef</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AXRefDefines</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AXRefInternal</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AXRefDual</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AFpuProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AOutputFile</name>

+          <state>$FILE_BNAME$.o</state>

+        </option>

+        <option>

+          <name>ALimitErrorsCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>ALimitErrorsEdit</name>

+          <state>100</state>

+        </option>

+        <option>

+          <name>AIgnoreStdInclude</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AUserIncludes</name>

+          <state />

+        </option>

+        <option>

+          <name>AExtraOptionsCheckV2</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AExtraOptionsV2</name>

+          <state />

+        </option>

+        <option>

+          <name>AsmNoLiteralPool</name>

+          <state>0</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>OBJCOPY</name>

+      <archiveVersion>0</archiveVersion>

+      <data>

+        <version>1</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>1</debug>

+        <option>

+          <name>OOCOutputFormat</name>

+          <version>3</version>

+          <state>3</state>

+        </option>

+        <option>

+          <name>OCOutputOverride</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>OOCOutputFile</name>

+          <state>../../../rtthread.bin</state>

+        </option>

+        <option>

+          <name>OOCCommandLineProducer</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>OOCObjCopyEnable</name>

+          <state>1</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>CUSTOM</name>

+      <archiveVersion>3</archiveVersion>

+      <data>

+        <extensions />

+        <cmdline />

+        <hasPrio>0</hasPrio>

+      </data>

+    </settings>

+    <settings>

+      <name>BICOMP</name>

+      <archiveVersion>0</archiveVersion>

+      <data />

+    </settings>

+    <settings>

+      <name>BUILDACTION</name>

+      <archiveVersion>1</archiveVersion>

+      <data>

+        <prebuild />

+        <postbuild />

+      </data>

+    </settings>

+    <settings>

+      <name>ILINK</name>

+      <archiveVersion>0</archiveVersion>

+      <data>

+        <version>20</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>1</debug>

+        <option>

+          <name>IlinkLibIOConfig</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>XLinkMisraHandler</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkInputFileSlave</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkOutputFile</name>

+          <state>project.out</state>

+        </option>

+        <option>

+          <name>IlinkDebugInfoEnable</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkKeepSymbols</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinaryFile</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinarySymbol</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinarySegment</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinaryAlign</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkDefines</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkConfigDefines</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkMapFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogInitialization</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogModule</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogSection</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogVeneer</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkIcfOverride</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkIcfFile</name>

+          <state>$PROJ_DIR$\board\linker_scripts\link.icf</state>

+        </option>

+        <option>

+          <name>IlinkIcfFileSlave</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkEnableRemarks</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkSuppressDiags</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkTreatAsRem</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkTreatAsWarn</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkTreatAsErr</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkWarningsAreErrors</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkUseExtraOptions</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkExtraOptions</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkLowLevelInterfaceSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkAutoLibEnable</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkAdditionalLibs</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkOverrideProgramEntryLabel</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkProgramEntryLabelSelect</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkProgramEntryLabel</name>

+          <state>__iar_program_start</state>

+        </option>

+        <option>

+          <name>DoFill</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>FillerByte</name>

+          <state>0xFF</state>

+        </option>

+        <option>

+          <name>FillerStart</name>

+          <state>0x0</state>

+        </option>

+        <option>

+          <name>FillerEnd</name>

+          <state>0x0</state>

+        </option>

+        <option>

+          <name>CrcSize</name>

+          <version>0</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcAlign</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcPoly</name>

+          <state>0x11021</state>

+        </option>

+        <option>

+          <name>CrcCompl</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CrcBitOrder</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CrcInitialValue</name>

+          <state>0x0</state>

+        </option>

+        <option>

+          <name>DoCrc</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkBE8Slave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkBufferedTerminalOutput</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkStdoutInterfaceSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcFullSize</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkIElfToolPostProcess</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogAutoLibSelect</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogRedirSymbols</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogUnusedFragments</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkCrcReverseByteOrder</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkCrcUseAsInput</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptInline</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkOptExceptionsAllow</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptExceptionsForce</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkCmsis</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptMergeDuplSections</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkOptUseVfe</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptForceVfe</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkStackAnalysisEnable</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkStackControlFile</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkStackCallGraphFile</name>

+          <state />

+        </option>

+        <option>

+          <name>CrcAlgorithm</name>

+          <version>1</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcUnitSize</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkThreadsSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkLogCallGraph</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkIcfFile_AltDefault</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkEncInput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkEncOutput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkEncOutputBom</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkHeapSelect</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkLocaleSelect</name>

+          <state>1</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>IARCHIVE</name>

+      <archiveVersion>0</archiveVersion>

+      <data>

+        <version>0</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>1</debug>

+        <option>

+          <name>IarchiveInputs</name>

+          <state />

+        </option>

+        <option>

+          <name>IarchiveOverride</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IarchiveOutput</name>

+          <state>###Unitialized###</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>BILINK</name>

+      <archiveVersion>0</archiveVersion>

+      <data />

+    </settings>

+  </configuration>

+  <configuration>

+    <name>Release</name>

+    <toolchain>

+      <name>ARM</name>

+    </toolchain>

+    <debug>0</debug>

+    <settings>

+      <name>General</name>

+      <archiveVersion>3</archiveVersion>

+      <data>

+        <version>30</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>0</debug>

+        <option>

+          <name>ExePath</name>

+          <state>Release\Exe</state>

+        </option>

+        <option>

+          <name>ObjPath</name>

+          <state>Release\Obj</state>

+        </option>

+        <option>

+          <name>ListPath</name>

+          <state>Release\List</state>

+        </option>

+        <option>

+          <name>GEndianMode</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>Input description</name>

+          <state />

+        </option>

+        <option>

+          <name>Output description</name>

+          <state />

+        </option>

+        <option>

+          <name>GOutputBinary</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGCoreOrChip</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GRuntimeLibSelect</name>

+          <version>0</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>GRuntimeLibSelectSlave</name>

+          <version>0</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>RTDescription</name>

+          <state />

+        </option>

+        <option>

+          <name>OGProductVersion</name>

+          <state>6.30.6.53380</state>

+        </option>

+        <option>

+          <name>OGLastSavedByProductVersion</name>

+          <state>8.11.3.13977</state>

+        </option>

+        <option>

+          <name>GeneralEnableMisra</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GeneralMisraVerbose</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGChipSelectEditMenu</name>

+          <state>Default	None</state>

+        </option>

+        <option>

+          <name>GenLowLevelInterface</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GEndianModeBE</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGBufferedTerminalOutput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GenStdoutInterface</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GeneralMisraRules98</name>

+          <version>0</version>

+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+        </option>

+        <option>

+          <name>GeneralMisraVer</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GeneralMisraRules04</name>

+          <version>0</version>

+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+        </option>

+        <option>

+          <name>RTConfigPath2</name>

+          <state />

+        </option>

+        <option>

+          <name>GBECoreSlave</name>

+          <version>26</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>OGUseCmsis</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGUseCmsisDspLib</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GRuntimeLibThreads</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CoreVariant</name>

+          <version>26</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GFPUDeviceSlave</name>

+          <state>Default	None</state>

+        </option>

+        <option>

+          <name>FPU2</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>NrRegs</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>NEON</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GFPUCoreSlave2</name>

+          <version>26</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGCMSISPackSelectDevice</name>

+        </option>

+        <option>

+          <name>OgLibHeap</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGLibAdditionalLocale</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGPrintfVariant</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGPrintfMultibyteSupport</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGScanfVariant</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OGScanfMultibyteSupport</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>GenLocaleTags</name>

+          <state />

+        </option>

+        <option>

+          <name>GenLocaleDisplayOnly</name>

+          <state />

+        </option>

+        <option>

+          <name>DSPExtension</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>TrustZone</name>

+          <state>0</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>ICCARM</name>

+      <archiveVersion>2</archiveVersion>

+      <data>

+        <version>34</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>0</debug>

+        <option>

+          <name>CCOptimizationNoSizeConstraints</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCDefines</name>

+          <state />

+          <state>AT32F407VGT7</state>

+          <state>RT_USING_DLIBC</state>

+          <state>_DLIB_FILE_DESCRIPTOR</state>

+          <state>USE_STDPERIPH_DRIVER</state>

+        </option>

+        <option>

+          <name>CCPreprocFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPreprocComments</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPreprocLine</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListCFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListCMnemonics</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListCMessages</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListAssFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCListAssSource</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCEnableRemarks</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCDiagSuppress</name>

+          <state />

+        </option>

+        <option>

+          <name>CCDiagRemark</name>

+          <state />

+        </option>

+        <option>

+          <name>CCDiagWarning</name>

+          <state />

+        </option>

+        <option>

+          <name>CCDiagError</name>

+          <state />

+        </option>

+        <option>

+          <name>CCObjPrefix</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCAllowList</name>

+          <version>1</version>

+          <state>11111110</state>

+        </option>

+        <option>

+          <name>CCDebugInfo</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IEndianMode</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IExtraOptionsCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IExtraOptions</name>

+          <state />

+        </option>

+        <option>

+          <name>CCLangConformance</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCSignedPlainChar</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCRequirePrototypes</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCDiagWarnAreErr</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCCompilerRuntimeInfo</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IFpuProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>OutputFile</name>

+          <state />

+        </option>

+        <option>

+          <name>CCLibConfigHeader</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>PreInclude</name>

+          <state />

+        </option>

+        <option>

+          <name>CompilerMisraOverride</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCIncludePath2</name>

+          <state />

+          <state>$PROJ_DIR$\..\..\..\components\dfs\filesystems\devfs</state>

+          <state>$PROJ_DIR$\board\msp</state>

+          <state>$PROJ_DIR$\..\..\..\components\finsh</state>

+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\common</state>

+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4</state>

+          <state>$PROJ_DIR$\..\..\..\components\dfs\include</state>

+          <state>$PROJ_DIR$\..\..\..\components\drivers\spi</state>

+          <state>$PROJ_DIR$\..\..\..\components\drivers\include</state>

+          <state>$PROJ_DIR$\..\Libraries\rt_drivers</state>

+          <state>$PROJ_DIR$\.</state>

+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\common</state>

+          <state>$PROJ_DIR$\applications</state>

+          <state>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\inc</state>

+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib</state>

+          <state>$PROJ_DIR$\board</state>

+          <state>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\CMSIS</state>

+          <state>$PROJ_DIR$\..\..\..\components\dfs\filesystems\elmfat</state>

+          <state>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\CMSIS\AT32\AT32F4xx\inc</state>

+          <state>$PROJ_DIR$\..\..\..\include</state>

+        </option>

+        <option>

+          <name>CCStdIncCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCCodeSection</name>

+          <state>.text</state>

+        </option>

+        <option>

+          <name>IProcessorMode2</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCOptLevel</name>

+          <state>3</state>

+        </option>

+        <option>

+          <name>CCOptStrategy</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCOptLevelSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CompilerMisraRules98</name>

+          <version>0</version>

+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+        </option>

+        <option>

+          <name>CompilerMisraRules04</name>

+          <version>0</version>

+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+        </option>

+        <option>

+          <name>CCPosIndRopi</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPosIndRwpi</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCPosIndNoDynInit</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccLang</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccCDialect</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IccAllowVLA</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccStaticDestr</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IccCppInlineSemantics</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccCmsis</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IccFloatSemantics</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCNoLiteralPool</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCOptStrategySlave</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCGuardCalls</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCEncSource</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCEncOutput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CCEncOutputBom</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CCEncInput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccExceptions2</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IccRTTI2</name>

+          <state>0</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>AARM</name>

+      <archiveVersion>2</archiveVersion>

+      <data>

+        <version>10</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>0</debug>

+        <option>

+          <name>AObjPrefix</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AEndian</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>ACaseSensitivity</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>MacroChars</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AWarnEnable</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AWarnWhat</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AWarnOne</name>

+          <state />

+        </option>

+        <option>

+          <name>AWarnRange1</name>

+          <state />

+        </option>

+        <option>

+          <name>AWarnRange2</name>

+          <state />

+        </option>

+        <option>

+          <name>ADebug</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AltRegisterNames</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>ADefines</name>

+          <state />

+        </option>

+        <option>

+          <name>AList</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AListHeader</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AListing</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>Includes</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>MacDefs</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>MacExps</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>MacExec</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OnlyAssed</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>MultiLine</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>PageLengthCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>PageLength</name>

+          <state>80</state>

+        </option>

+        <option>

+          <name>TabSpacing</name>

+          <state>8</state>

+        </option>

+        <option>

+          <name>AXRef</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AXRefDefines</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AXRefInternal</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AXRefDual</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AFpuProcessor</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>AOutputFile</name>

+          <state />

+        </option>

+        <option>

+          <name>ALimitErrorsCheck</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>ALimitErrorsEdit</name>

+          <state>100</state>

+        </option>

+        <option>

+          <name>AIgnoreStdInclude</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AUserIncludes</name>

+          <state />

+        </option>

+        <option>

+          <name>AExtraOptionsCheckV2</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>AExtraOptionsV2</name>

+          <state />

+        </option>

+        <option>

+          <name>AsmNoLiteralPool</name>

+          <state>0</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>OBJCOPY</name>

+      <archiveVersion>0</archiveVersion>

+      <data>

+        <version>1</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>0</debug>

+        <option>

+          <name>OOCOutputFormat</name>

+          <version>3</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OCOutputOverride</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>OOCOutputFile</name>

+          <state />

+        </option>

+        <option>

+          <name>OOCCommandLineProducer</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>OOCObjCopyEnable</name>

+          <state>0</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>CUSTOM</name>

+      <archiveVersion>3</archiveVersion>

+      <data>

+        <extensions />

+        <cmdline />

+        <hasPrio>0</hasPrio>

+      </data>

+    </settings>

+    <settings>

+      <name>BICOMP</name>

+      <archiveVersion>0</archiveVersion>

+      <data />

+    </settings>

+    <settings>

+      <name>BUILDACTION</name>

+      <archiveVersion>1</archiveVersion>

+      <data>

+        <prebuild />

+        <postbuild />

+      </data>

+    </settings>

+    <settings>

+      <name>ILINK</name>

+      <archiveVersion>0</archiveVersion>

+      <data>

+        <version>20</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>0</debug>

+        <option>

+          <name>IlinkLibIOConfig</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>XLinkMisraHandler</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkInputFileSlave</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkOutputFile</name>

+          <state>###Unitialized###</state>

+        </option>

+        <option>

+          <name>IlinkDebugInfoEnable</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkKeepSymbols</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinaryFile</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinarySymbol</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinarySegment</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkRawBinaryAlign</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkDefines</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkConfigDefines</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkMapFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogFile</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogInitialization</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogModule</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogSection</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogVeneer</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkIcfOverride</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkIcfFile</name>

+          <state>lnk0t.icf</state>

+        </option>

+        <option>

+          <name>IlinkIcfFileSlave</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkEnableRemarks</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkSuppressDiags</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkTreatAsRem</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkTreatAsWarn</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkTreatAsErr</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkWarningsAreErrors</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkUseExtraOptions</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkExtraOptions</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkLowLevelInterfaceSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkAutoLibEnable</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkAdditionalLibs</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkOverrideProgramEntryLabel</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkProgramEntryLabelSelect</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkProgramEntryLabel</name>

+          <state />

+        </option>

+        <option>

+          <name>DoFill</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>FillerByte</name>

+          <state>0xFF</state>

+        </option>

+        <option>

+          <name>FillerStart</name>

+          <state>0x0</state>

+        </option>

+        <option>

+          <name>FillerEnd</name>

+          <state>0x0</state>

+        </option>

+        <option>

+          <name>CrcSize</name>

+          <version>0</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcAlign</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcPoly</name>

+          <state>0x11021</state>

+        </option>

+        <option>

+          <name>CrcCompl</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CrcBitOrder</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>CrcInitialValue</name>

+          <state>0x0</state>

+        </option>

+        <option>

+          <name>DoCrc</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkBE8Slave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkBufferedTerminalOutput</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkStdoutInterfaceSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcFullSize</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkIElfToolPostProcess</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogAutoLibSelect</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogRedirSymbols</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkLogUnusedFragments</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkCrcReverseByteOrder</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkCrcUseAsInput</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptInline</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptExceptionsAllow</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptExceptionsForce</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkCmsis</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptMergeDuplSections</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkOptUseVfe</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkOptForceVfe</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkStackAnalysisEnable</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkStackControlFile</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkStackCallGraphFile</name>

+          <state />

+        </option>

+        <option>

+          <name>CrcAlgorithm</name>

+          <version>1</version>

+          <state>1</state>

+        </option>

+        <option>

+          <name>CrcUnitSize</name>

+          <version>0</version>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkThreadsSlave</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkLogCallGraph</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkIcfFile_AltDefault</name>

+          <state />

+        </option>

+        <option>

+          <name>IlinkEncInput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkEncOutput</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IlinkEncOutputBom</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkHeapSelect</name>

+          <state>1</state>

+        </option>

+        <option>

+          <name>IlinkLocaleSelect</name>

+          <state>1</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>IARCHIVE</name>

+      <archiveVersion>0</archiveVersion>

+      <data>

+        <version>0</version>

+        <wantNonLocal>1</wantNonLocal>

+        <debug>0</debug>

+        <option>

+          <name>IarchiveInputs</name>

+          <state />

+        </option>

+        <option>

+          <name>IarchiveOverride</name>

+          <state>0</state>

+        </option>

+        <option>

+          <name>IarchiveOutput</name>

+          <state>###Unitialized###</state>

+        </option>

+      </data>

+    </settings>

+    <settings>

+      <name>BILINK</name>

+      <archiveVersion>0</archiveVersion>

+      <data />

+    </settings>

+  </configuration>

+  <group>

+    <name>Kernel</name>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\clock.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\components.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\device.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\idle.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\ipc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\irq.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\kservice.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\mem.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\memheap.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\mempool.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\object.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\scheduler.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\signal.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\thread.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\src\timer.c</name>

+    </file>

+  </group>

+  <group>

+    <name>Applications</name>

+    <file>

+      <name>$PROJ_DIR$\applications\main.c</name>

+    </file>

+  </group>

+  <group>

+    <name>Drivers</name>

+    <file>

+      <name>$PROJ_DIR$\board\board.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\board\msp\at32_msp.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\board\msp\system_at32f4xx.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\CMSIS\AT32\AT32F4xx\src\iar\startup_at32f407vgt7.s</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\rt_drivers\drv_gpio.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\rt_drivers\drv_usart.c</name>

+    </file>

+  </group>

+  <group>

+    <name>cpu</name>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\backtrace.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\div0.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\showmem.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4\cpuport.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4\context_iar.S</name>

+    </file>

+  </group>

+  <group>

+    <name>Filesystem</name>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\src\dfs.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\src\dfs_file.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\src\dfs_fs.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\src\dfs_posix.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\src\poll.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\src\select.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\filesystems\devfs\devfs.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\filesystems\elmfat\dfs_elm.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\filesystems\elmfat\ff.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\dfs\filesystems\elmfat\option\ccsbcs.c</name>

+    </file>

+  </group>

+  <group>

+    <name>DeviceDrivers</name>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\hwtimer\hwtimer.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\i2c\i2c_core.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\i2c\i2c_dev.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\i2c\i2c-bit-ops.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\misc\pin.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\misc\adc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\misc\rt_drv_pwm.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\rtc\rtc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\sdio\block_dev.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\sdio\mmcsd_core.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\sdio\sd.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\sdio\sdio.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\sdio\mmc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\serial\serial.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\spi\spi_core.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\spi\spi_dev.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\completion.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\dataqueue.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\pipe.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\ringblk_buf.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\ringbuffer.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\waitqueue.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\workqueue.c</name>

+    </file>

+  </group>

+  <group>

+    <name>finsh</name>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\finsh\shell.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\finsh\cmd.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\finsh\msh.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\finsh\msh_file.c</name>

+    </file>

+  </group>

+  <group>

+    <name>libc</name>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\common\time.c</name>

+    </file>

+  </group>

+  <group>

+    <name>dlib</name>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\environ.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\libc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\rmtx.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\stdio.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_close.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_lseek.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_mem.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_open.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_read.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_remove.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_write.c</name>

+    </file>

+  </group>

+  <group>

+    <name>AT32_Lib</name>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_adc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_can.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_crc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dbgmcu.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dma.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_exti.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_flash.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_gpio.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_i2c.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_iwdg.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_pwr.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_rcc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_spi.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_tim.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_usart.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_wwdg.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_sdio.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_acc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_bkp.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_rtc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_ertc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_eth.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_xmc.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_comp.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dac.c</name>

+    </file>

+    <file>

+      <name>$PROJ_DIR$\..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\misc.c</name>

+    </file>

+  </group>

+</project>

diff --git a/bsp/at32/at32f407-start/project.eww b/bsp/at32/at32f407-start/project.eww
new file mode 100644
index 0000000000..c2cb02eb1e
--- /dev/null
+++ b/bsp/at32/at32f407-start/project.eww
@@ -0,0 +1,10 @@
+<?xml version="1.0" encoding="iso-8859-1"?>

+

+<workspace>

+  <project>

+    <path>$WS_DIR$\project.ewp</path>

+  </project>

+  <batchBuild/>

+</workspace>

+

+

diff --git a/bsp/at32/at32f407-start/project.uvopt b/bsp/at32/at32f407-start/project.uvopt
new file mode 100644
index 0000000000..98b7a64513
--- /dev/null
+++ b/bsp/at32/at32f407-start/project.uvopt
@@ -0,0 +1,162 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>8000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>1</RunSim>
+        <RunTarget>0</RunTarget>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>0</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>0</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <tPdscDbg>0</tPdscDbg>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <nTsel>6</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U4294967295 -O78 -S0 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(1BA01477) -L00(4) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC800 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-O14 -S0 -C0 -N00("ARM Cortex-M3") -D00(1BA00477) -L00(4) -FO7  -FN1 -FC800 -FD20000000 -FF0AT32F407_1024 -FL0100000 -FS08000000</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>1</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+    </TargetOption>
+  </Target>
+
+</ProjectOpt>
diff --git a/bsp/at32/at32f407-start/project.uvoptx b/bsp/at32/at32f407-start/project.uvoptx
new file mode 100644
index 0000000000..f546fef4bf
--- /dev/null
+++ b/bsp/at32/at32f407-start/project.uvoptx
@@ -0,0 +1,185 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>255</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>6</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0AT32F407_1024 -FL0100000 -FS08000000 -FP0($$Device:AT32F407VGT7$Flash\AT32F407_1024.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U4294967295 -O14 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight JTAG-DP") -D00(3BA00477) -L00(4) -N01("Unknown JTAG device") -D01(06414041) -L01(5) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO7 -FD20000000 -FC1000 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000 -FP0($$Device:AT32F407VGT7$Flash\AT32F407_1024.FLM)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Source Group 1</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/at32/at32f407-start/project.uvproj b/bsp/at32/at32f407-start/project.uvproj
new file mode 100644
index 0000000000..cef4827430
--- /dev/null
+++ b/bsp/at32/at32f407-start/project.uvproj
@@ -0,0 +1,1109 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">
+  <SchemaVersion>1.1</SchemaVersion>
+  <Header>### uVision Project, (C) Keil Software</Header>
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>AT32F407VGT7</Device>
+          <Vendor>ArteryTek</Vendor>
+          <Cpu>IRAM(0x20000000-0x20037FFF) IROM(0x08000000-0x080FFFFF) CLOCK(8000000) CPUTYPE("Cortex-M4") FPU2</Cpu>
+          <FlashUtilSpec />
+          <StartupFile>"Startup\ArteryTek\AT32F4xx\startup_at32f407vgt7.s" ("AT32F403A Startup Code")</StartupFile>
+          <FlashDriverDll>UL2CM3(-O207 -S0 -C0 -FO7 -FD20000000 -FC800 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000)</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>at32f4xx.h</RegisterFile>
+          <MemoryEnv />
+          <Cmp />
+          <Asm />
+          <Linker />
+          <OHString />
+          <InfinionOptionDll />
+          <SLE66CMisc />
+          <SLE66AMisc />
+          <SLE66LinkerMisc />
+          <SFDFile>SFD\ArteryTek\AT32F407\AT32F407xx.SFR</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath />
+          <IncludePath />
+          <LibPath />
+          <RegisterFilePath>ArteryTek\AT32F4xx\</RegisterFilePath>
+          <DBRegisterFilePath>ArteryTek\AT32F4xx\</DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>0</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name />
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name />
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString />
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument />
+          <IncludeLibraryModules />
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments />
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+          <Simulator>
+            <UseSimulator>0</UseSimulator>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>1</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
+            <RestoreSysVw>1</RestoreSysVw>
+          </Simulator>
+          <Target>
+            <UseTarget>1</UseTarget>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>0</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <RestoreTracepoints>0</RestoreTracepoints>
+            <RestoreSysVw>1</RestoreSysVw>
+            <UsePdscDebugDescription>0</UsePdscDebugDescription>
+          </Target>
+          <RunDebugAfterBuild>0</RunDebugAfterBuild>
+          <TargetSelection>6</TargetSelection>
+          <SimDlls>
+            <CpuDll />
+            <CpuDllArguments />
+            <PeripheralDll />
+            <PeripheralDllArguments />
+            <InitializationFile />
+          </SimDlls>
+          <TargetDlls>
+            <CpuDll />
+            <CpuDllArguments />
+            <PeripheralDll />
+            <PeripheralDllArguments />
+            <InitializationFile />
+            <Driver>Segger\JL2CM3.dll</Driver>
+          </TargetDlls>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3 />
+          <Flash4 />
+          <pFcarmOut />
+          <pFcarmGrp />
+          <pFcArmRoot />
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName />
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector />
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <useXO>0</useXO>
+            <VariousControls>
+              <MiscControls />
+              <Define>USE_STDPERIPH_DRIVER, RT_USING_ARM_LIBC, AT32F407VGT7</Define>
+              <Undefine />
+              <IncludePath>.;..\..\..\include;applications;.;board;board\msp;..\Libraries\rt_drivers;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\dfs\include;..\..\..\components\dfs\filesystems\devfs;..\..\..\components\dfs\filesystems\elmfat;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\spi;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common;..\Libraries\AT32_Std_Driver\CMSIS\AT32\AT32F4xx\inc;..\Libraries\AT32_Std_Driver\CMSIS;..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\inc</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <VariousControls>
+              <MiscControls />
+              <Define />
+              <Undefine />
+              <IncludePath />
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase />
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs />
+            <IncludeLibsPath />
+            <Misc />
+            <LinkerInputFile />
+            <DisabledWarnings />
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Kernel</GroupName>
+          <Files>
+            <File>
+              <FileName>clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\clock.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>components.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\components.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>device.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\device.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>idle.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\idle.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ipc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\ipc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>irq.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\irq.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>kservice.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\kservice.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mem.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>memheap.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\memheap.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mempool.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mempool.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>object.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\object.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>scheduler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\scheduler.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>signal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\signal.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>thread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\thread.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\timer.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Applications</GroupName>
+          <Files>
+            <File>
+              <FileName>main.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\main.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers</GroupName>
+          <Files>
+            <File>
+              <FileName>board.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\board.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32_msp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\msp\at32_msp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>system_at32f4xx.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\msp\system_at32f4xx.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>startup_at32f407vgt7.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\CMSIS\AT32\AT32F4xx\src\mdk\startup_at32f407vgt7.s</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>drv_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\rt_drivers\drv_gpio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>drv_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\rt_drivers\drv_usart.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>cpu</GroupName>
+          <Files>
+            <File>
+              <FileName>backtrace.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>div0.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>showmem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cpuport.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>context_rvds.S</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Filesystem</GroupName>
+          <Files>
+            <File>
+              <FileName>dfs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_file.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs_file.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_fs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs_fs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_posix.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs_posix.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>poll.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\poll.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>select.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\select.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>devfs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\devfs\devfs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_elm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\elmfat\dfs_elm.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ff.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\elmfat\ff.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ccsbcs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\elmfat\option\ccsbcs.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>DeviceDrivers</GroupName>
+          <Files>
+            <File>
+              <FileName>hwtimer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\hwtimer\hwtimer.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c_core.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\i2c\i2c_core.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c_dev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\i2c\i2c_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c-bit-ops.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\i2c\i2c-bit-ops.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>adc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\adc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>rt_drv_pwm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\rt_drv_pwm.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>rtc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\rtc\rtc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>block_dev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\block_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mmcsd_core.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\mmcsd_core.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>sd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\sd.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>sdio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\sdio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mmc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\mmc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>spi_core.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\spi\spi_core.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>spi_dev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\spi\spi_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>completion.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dataqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>pipe.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ringblk_buf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ringbuffer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>waitqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>workqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
+            </File>
+          </Files>
+          <GroupOption>
+            <GroupArmAds>
+              <Cads>
+                <VariousControls>
+                  <MiscControls />
+                  <Define> </Define>
+                  <Undefine> </Undefine>
+                  <IncludePath> </IncludePath>
+                </VariousControls>
+              </Cads>
+            </GroupArmAds>
+          </GroupOption>
+        </Group>
+        <Group>
+          <GroupName>finsh</GroupName>
+          <Files>
+            <File>
+              <FileName>shell.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\shell.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>msh_file.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh_file.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>libc</GroupName>
+          <Files>
+            <File>
+              <FileName>libc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\libc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mem_std.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stdio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stdio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stubs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>time.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\common\time.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>AT32_Lib</GroupName>
+          <Files>
+            <File>
+              <FileName>at32f4xx_adc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_adc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_can.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_can.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_crc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_crc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_dbgmcu.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dbgmcu.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_exti.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_exti.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_flash.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_flash.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_gpio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_i2c.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_i2c.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_iwdg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_iwdg.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_pwr.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_pwr.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_rcc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_rcc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_spi.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_spi.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_tim.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_tim.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_usart.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_wwdg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_wwdg.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_sdio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_sdio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_acc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_acc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_bkp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_bkp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_rtc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_rtc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_ertc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_ertc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_eth.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_eth.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_xmc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_xmc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_comp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_comp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_dac.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dac.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>misc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\misc.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+</Project>
diff --git a/bsp/at32/at32f407-start/project.uvprojx b/bsp/at32/at32f407-start/project.uvprojx
new file mode 100644
index 0000000000..7479d54cef
--- /dev/null
+++ b/bsp/at32/at32f407-start/project.uvprojx
@@ -0,0 +1,1090 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+  <SchemaVersion>2.1</SchemaVersion>
+  <Header>### uVision Project, (C) Keil Software</Header>
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>AT32F407VGT7</Device>
+          <Vendor>ArteryTek</Vendor>
+          <PackID>Keil.AT32F4xx_DFP.1.3.1</PackID>
+          <Cpu>IRAM(0x20000000,0x38000) IROM(0x08000000,0x100000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec />
+          <StartupFile />
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000 -FP0($$Device:AT32F407VGT7$Flash\AT32F407_1024.FLM))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:AT32F407VGT7$Device\Include\at32f4xx.h</RegisterFile>
+          <MemoryEnv />
+          <Cmp />
+          <Asm />
+          <Linker />
+          <OHString />
+          <InfinionOptionDll />
+          <SLE66CMisc />
+          <SLE66AMisc />
+          <SLE66LinkerMisc />
+          <SFDFile>$$Device:AT32F407VGT7$SVD\AT32F407xx.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath />
+          <IncludePath />
+          <LibPath />
+          <RegisterFilePath />
+          <DBRegisterFilePath />
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>0</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name />
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name />
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString />
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument />
+          <IncludeLibraryModules />
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments />
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3 />
+          <Flash4 />
+          <pFcarmOut />
+          <pFcarmGrp />
+          <pFcArmRoot />
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName />
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector />
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls />
+              <Define>USE_STDPERIPH_DRIVER, RT_USING_ARM_LIBC, AT32F407VGT7</Define>
+              <Undefine />
+              <IncludePath>.;..\..\..\include;applications;.;board;board\msp;..\Libraries\rt_drivers;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\dfs\include;..\..\..\components\dfs\filesystems\devfs;..\..\..\components\dfs\filesystems\elmfat;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\spi;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common;..\Libraries\AT32_Std_Driver\CMSIS\AT32\AT32F4xx\inc;..\Libraries\AT32_Std_Driver\CMSIS;..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\inc</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls />
+              <Define />
+              <Undefine />
+              <IncludePath />
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase />
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs />
+            <IncludeLibsPath />
+            <Misc />
+            <LinkerInputFile />
+            <DisabledWarnings />
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Kernel</GroupName>
+          <Files>
+            <File>
+              <FileName>clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\clock.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>components.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\components.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>device.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\device.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>idle.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\idle.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ipc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\ipc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>irq.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\irq.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>kservice.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\kservice.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mem.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>memheap.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\memheap.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mempool.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mempool.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>object.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\object.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>scheduler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\scheduler.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>signal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\signal.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>thread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\thread.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\timer.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Applications</GroupName>
+          <Files>
+            <File>
+              <FileName>main.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\main.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers</GroupName>
+          <Files>
+            <File>
+              <FileName>board.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\board.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32_msp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\msp\at32_msp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>system_at32f4xx.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\msp\system_at32f4xx.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>startup_at32f407vgt7.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\CMSIS\AT32\AT32F4xx\src\mdk\startup_at32f407vgt7.s</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>drv_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\rt_drivers\drv_gpio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>drv_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\rt_drivers\drv_usart.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>cpu</GroupName>
+          <Files>
+            <File>
+              <FileName>backtrace.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>div0.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>showmem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cpuport.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>context_rvds.S</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Filesystem</GroupName>
+          <Files>
+            <File>
+              <FileName>dfs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_file.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs_file.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_fs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs_fs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_posix.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\dfs_posix.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>poll.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\poll.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>select.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\src\select.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>devfs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\devfs\devfs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_elm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\elmfat\dfs_elm.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ff.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\elmfat\ff.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ccsbcs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\dfs\filesystems\elmfat\option\ccsbcs.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>DeviceDrivers</GroupName>
+          <Files>
+            <File>
+              <FileName>hwtimer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\hwtimer\hwtimer.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c_core.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\i2c\i2c_core.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c_dev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\i2c\i2c_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c-bit-ops.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\i2c\i2c-bit-ops.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>adc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\adc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>rt_drv_pwm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\rt_drv_pwm.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>rtc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\rtc\rtc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>block_dev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\block_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mmcsd_core.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\mmcsd_core.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>sd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\sd.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>sdio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\sdio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mmc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\sdio\mmc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>spi_core.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\spi\spi_core.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>spi_dev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\spi\spi_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>completion.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dataqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>pipe.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ringblk_buf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ringbuffer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>waitqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>workqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
+            </File>
+          </Files>
+          <GroupOption>
+            <GroupArmAds>
+              <Cads>
+                <VariousControls>
+                  <MiscControls />
+                  <Define> </Define>
+                  <Undefine> </Undefine>
+                  <IncludePath> </IncludePath>
+                </VariousControls>
+              </Cads>
+            </GroupArmAds>
+          </GroupOption>
+        </Group>
+        <Group>
+          <GroupName>finsh</GroupName>
+          <Files>
+            <File>
+              <FileName>shell.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\shell.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>msh_file.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh_file.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>libc</GroupName>
+          <Files>
+            <File>
+              <FileName>libc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\libc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mem_std.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stdio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stdio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stubs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>time.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\common\time.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>AT32_Lib</GroupName>
+          <Files>
+            <File>
+              <FileName>at32f4xx_adc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_adc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_can.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_can.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_crc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_crc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_dbgmcu.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dbgmcu.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_exti.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_exti.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_flash.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_flash.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_gpio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_i2c.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_i2c.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_iwdg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_iwdg.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_pwr.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_pwr.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_rcc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_rcc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_spi.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_spi.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_tim.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_tim.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_usart.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_wwdg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_wwdg.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_sdio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_sdio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_acc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_acc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_bkp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_bkp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_rtc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_rtc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_ertc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_ertc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_eth.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_eth.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_xmc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_xmc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_comp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_comp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>at32f4xx_dac.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\at32f4xx_dac.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>misc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\Libraries\AT32_Std_Driver\AT32F4xx_StdPeriph_Driver\src\misc.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+  <RTE>
+    <apis />
+    <components />
+    <files />
+  </RTE>
+</Project>
diff --git a/bsp/at32/at32f407-start/rtconfig.h b/bsp/at32/at32f407-start/rtconfig.h
new file mode 100644
index 0000000000..0ee5734cc2
--- /dev/null
+++ b/bsp/at32/at32f407-start/rtconfig.h
@@ -0,0 +1,206 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 1000
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 256
+#define RT_USING_TIMER_SOFT
+#define RT_TIMER_THREAD_PRIO 4
+#define RT_TIMER_THREAD_STACK_SIZE 512
+#define RT_DEBUG
+#define RT_DEBUG_COLOR
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_MEMHEAP
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 128
+#define RT_CONSOLE_DEVICE_NAME "uart1"
+#define RT_VER_NUM 0x40003
+#define ARCH_ARM
+#define RT_USING_CPU_FFS
+#define ARCH_ARM_CORTEX_M
+#define ARCH_ARM_CORTEX_M4
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+#define RT_USING_USER_MAIN
+#define RT_MAIN_THREAD_STACK_SIZE 2048
+#define RT_MAIN_THREAD_PRIORITY 10
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_USING_MSH_ONLY
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+#define RT_USING_DFS
+#define DFS_USING_WORKDIR
+#define DFS_FILESYSTEMS_MAX 2
+#define DFS_FILESYSTEM_TYPES_MAX 2
+#define DFS_FD_MAX 16
+#define RT_USING_DFS_ELMFAT
+
+/* elm-chan's FatFs, Generic FAT Filesystem Module */
+
+#define RT_DFS_ELM_CODE_PAGE 437
+#define RT_DFS_ELM_WORD_ACCESS
+#define RT_DFS_ELM_USE_LFN_3
+#define RT_DFS_ELM_USE_LFN 3
+#define RT_DFS_ELM_MAX_LFN 255
+#define RT_DFS_ELM_DRIVES 2
+#define RT_DFS_ELM_MAX_SECTOR_SIZE 512
+#define RT_DFS_ELM_REENTRANT
+#define RT_USING_DFS_DEVFS
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_HWTIMER
+#define RT_USING_I2C
+#define RT_USING_I2C_BITOPS
+#define RT_USING_PIN
+#define RT_USING_ADC
+#define RT_USING_PWM
+#define RT_USING_RTC
+#define RT_USING_SDIO
+#define RT_SDIO_STACK_SIZE 512
+#define RT_SDIO_THREAD_PRIORITY 15
+#define RT_MMCSD_STACK_SIZE 1024
+#define RT_MMCSD_THREAD_PREORITY 22
+#define RT_MMCSD_MAX_PARTITION 16
+#define RT_USING_SPI
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+#define RT_USING_POSIX
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* Network interface device */
+
+
+/* light weight TCP/IP stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+#define SOC_FAMILY_AT32
+#define SOC_SERIES_AT32F407
+
+/* Hardware Drivers Config */
+
+#define SOC_AT32F407VGT7
+
+/* Onboard Peripheral Drivers */
+
+#define BSP_USING_SERIAL
+
+/* On-chip Peripheral Drivers */
+
+#define BSP_USING_GPIO
+#define BSP_USING_UART
+#define BSP_USING_UART1
+#define BSP_USING_UART2
+#define BSP_USING_UART3
+
+#endif
diff --git a/bsp/at32/at32f407-start/rtconfig.py b/bsp/at32/at32f407-start/rtconfig.py
new file mode 100644
index 0000000000..1d63cabb96
--- /dev/null
+++ b/bsp/at32/at32f407-start/rtconfig.py
@@ -0,0 +1,143 @@
+import os
+
+# toolchains options
+ARCH='arm'
+CPU='cortex-m4'
+CROSS_TOOL='gcc'
+
+# bsp lib config
+BSP_LIBRARY_TYPE = None
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+
+# cross_tool provides the cross compiler
+# EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR
+if  CROSS_TOOL == 'gcc':
+    PLATFORM    = 'gcc'
+    EXEC_PATH   = r'C:\Users\XXYYZZ'
+elif CROSS_TOOL == 'keil':
+    PLATFORM    = 'armcc'
+    EXEC_PATH   = r'C:/Keil_v5'
+elif CROSS_TOOL == 'iar':
+    PLATFORM    = 'iar'
+    EXEC_PATH   = r'C:/Program Files (x86)/IAR Systems/Embedded Workbench 8.0'
+
+if os.getenv('RTT_EXEC_PATH'):
+    EXEC_PATH = os.getenv('RTT_EXEC_PATH')
+
+BUILD = 'debug'
+
+if PLATFORM == 'gcc':
+    # toolchains
+    PREFIX = 'arm-none-eabi-'
+    CC = PREFIX + 'gcc'
+    AS = PREFIX + 'gcc'
+    AR = PREFIX + 'ar'
+    CXX = PREFIX + 'g++'
+    LINK = PREFIX + 'gcc'
+    TARGET_EXT = 'elf'
+    SIZE = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY = PREFIX + 'objcopy'
+
+    DEVICE = ' -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=hard -ffunction-sections -fdata-sections'
+    CFLAGS = DEVICE + ' -Dgcc'
+    AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp -Wa,-mimplicit-it=thumb '
+    LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rt-thread.map,-cref,-u,Reset_Handler -T board/linker_scripts/link.lds'
+
+    CPATH = ''
+    LPATH = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -gdwarf-2 -g'
+        AFLAGS += ' -gdwarf-2'
+    else:
+        CFLAGS += ' -O2'
+
+    CXXFLAGS = CFLAGS 
+
+    POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
+
+elif PLATFORM == 'armcc':
+    # toolchains
+    CC = 'armcc'
+    CXX = 'armcc'
+    AS = 'armasm'
+    AR = 'armar'
+    LINK = 'armlink'
+    TARGET_EXT = 'axf'
+
+    DEVICE = ' --cpu Cortex-M4.fp '
+    CFLAGS = '-c ' + DEVICE + ' --apcs=interwork --c99'
+    AFLAGS = DEVICE + ' --apcs=interwork '
+    LFLAGS = DEVICE + ' --scatter "board\linker_scripts\link.sct" --info sizes --info totals --info unused --info veneers --list rt-thread.map --strict'
+    CFLAGS += ' -I' + EXEC_PATH + '/ARM/ARMCC/include'
+    LFLAGS += ' --libpath=' + EXEC_PATH + '/ARM/ARMCC/lib'
+
+    CFLAGS += ' -D__MICROLIB '
+    AFLAGS += ' --pd "__MICROLIB SETA 1" '
+    LFLAGS += ' --library_type=microlib '
+    EXEC_PATH += '/ARM/ARMCC/bin/'
+
+    if BUILD == 'debug':
+        CFLAGS += ' -g -O0'
+        AFLAGS += ' -g'
+    else:
+        CFLAGS += ' -O2'
+
+    CXXFLAGS = CFLAGS 
+    CFLAGS += ' -std=c99'
+
+    POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
+
+elif PLATFORM == 'iar':
+    # toolchains
+    CC = 'iccarm'
+    CXX = 'iccarm'
+    AS = 'iasmarm'
+    AR = 'iarchive'
+    LINK = 'ilinkarm'
+    TARGET_EXT = 'out'
+
+    DEVICE = '-Dewarm'
+
+    CFLAGS = DEVICE
+    CFLAGS += ' --diag_suppress Pa050'
+    CFLAGS += ' --no_cse'
+    CFLAGS += ' --no_unroll'
+    CFLAGS += ' --no_inline'
+    CFLAGS += ' --no_code_motion'
+    CFLAGS += ' --no_tbaa'
+    CFLAGS += ' --no_clustering'
+    CFLAGS += ' --no_scheduling'
+    CFLAGS += ' --endian=little'
+    CFLAGS += ' --cpu=Cortex-M4'
+    CFLAGS += ' -e'
+    CFLAGS += ' --fpu=VFPv4_sp'
+    CFLAGS += ' --dlib_config "' + EXEC_PATH + '/arm/INC/c/DLib_Config_Normal.h"'
+    CFLAGS += ' --silent'
+
+    AFLAGS = DEVICE
+    AFLAGS += ' -s+'
+    AFLAGS += ' -w+'
+    AFLAGS += ' -r'
+    AFLAGS += ' --cpu Cortex-M4'
+    AFLAGS += ' --fpu VFPv4_sp'
+    AFLAGS += ' -S'
+
+    if BUILD == 'debug':
+        CFLAGS += ' --debug'
+        CFLAGS += ' -On'
+    else:
+        CFLAGS += ' -Oh'
+
+    LFLAGS = ' --config "board/linker_scripts/link.icf"'
+    LFLAGS += ' --entry __iar_program_start'
+    
+    CXXFLAGS = CFLAGS
+
+    EXEC_PATH = EXEC_PATH + '/arm/bin/'
+    POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
diff --git a/bsp/at32/at32f407-start/template.ewd b/bsp/at32/at32f407-start/template.ewd
new file mode 100644
index 0000000000..03cabc0621
--- /dev/null
+++ b/bsp/at32/at32f407-start/template.ewd
@@ -0,0 +1,2908 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<project>
+    <fileVersion>3</fileVersion>
+    <configuration>
+        <name>rt-thread</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>1</debug>
+        <settings>
+            <name>C-SPY</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCVariant</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>MemOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MemFile</name>
+                    <state>$TOOLKIT_DIR$\CONFIG\debugger\ArteryTek\AT32F403AxG.ddf</state>
+                </option>
+                <option>
+                    <name>RunToEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RunToName</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDDFArgumentProducer</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadSuppressDownload</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDownloadVerifyAll</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProductVersion</name>
+                    <state>8.22.2.15993</state>
+                </option>
+                <option>
+                    <name>OCDynDriverList</name>
+                    <state>JLINK_ID</state>
+                </option>
+                <option>
+                    <name>OCLastSavedByProductVersion</name>
+                    <state>8.22.2.15993</state>
+                </option>
+                <option>
+                    <name>UseFlashLoader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CLowLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacFile2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CDevice</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>FlashLoadersV3</name>
+                    <state>$TOOLKIT_DIR$\config\flashloader\ArteryTek\AT32F403A\AT32F403AVGT7\FlashAT32F403AVGT7.board</state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OverrideDefFlashBoard</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesOffset1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesUse1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDeviceConfigMacroFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDebuggerExtraOption</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAllMTBOptions</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCores</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreMaster</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticorePort</name>
+                    <state>53461</state>
+                </option>
+                <option>
+                    <name>OCMulticoreWorkspace</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveProject</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveConfiguration</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadExtraImage</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAttachSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MassEraseBeforeFlashing</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ARMSIM_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCSimDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCSimEnablePSP</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspOverrideConfig</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspConfigFile</name>
+                    <state></state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CADI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CCadiMemory</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Fast Model</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCADILogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCADILogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CMSISDAP_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CMSISDAPResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>CMSISDAPDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CMSISDAPProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>GDBSERVER_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJTagBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IJET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>IjetPowerFromProbe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPowerRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetProtocolRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPin</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetSwoPrescalerList</name>
+                    <version>1</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPreferETB</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetTraceSettingsList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetTraceSizeList</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>FlashBoardPathSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>JLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>16</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>JLinkSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJLinkHWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>JLinkInitialSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCDoJlinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkCommRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>CCJLinkSpeedRadioV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCUSBDevice</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkResetList</name>
+                    <version>6</version>
+                    <state>7</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCTcpIpAlt</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTcpIpSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state>200.0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSourceDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkDeviceName</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>LMIFTDI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>2</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>LmiftdiSpeed</name>
+                    <state>500</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>NULINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>PEMICRO_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>3</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJPEMicroShowSettings</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>STLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>5</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkResetList</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDAPNumber</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkDebugAccessPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUseServerSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>THIRDPARTY_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CThirdPartyDriverDll</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>TIFET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVccTypeDefault</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CCMSPFetVCCDefault</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetSettlingtime</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioJtagSpeedType</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetConnection</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetUsbComPort</name>
+                    <state>Automatic</state>
+                </option>
+                <option>
+                    <name>CCMSPFetAllowAccessToBSL</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioEraseFlash</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>XDS100_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>6</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TIPackageOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TIPackage</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>BoardFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCXds100BreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100DoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockEdit</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCXds100HWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100JtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceRadio</name>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ProbeList</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPort</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <debuggerPlugins>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\FreeRtos\FreeRtosArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8BE.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin</file>
+                <loadFlag>1</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\TargetAccessServer\TargetAccessServer.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+        </debuggerPlugins>
+    </configuration>
+    <configuration>
+        <name>Release</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>0</debug>
+        <settings>
+            <name>C-SPY</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCVariant</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>MemOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MemFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>RunToEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RunToName</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDDFArgumentProducer</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadSuppressDownload</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDownloadVerifyAll</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProductVersion</name>
+                    <state>8.22.2.15993</state>
+                </option>
+                <option>
+                    <name>OCDynDriverList</name>
+                    <state>ARMSIM_ID</state>
+                </option>
+                <option>
+                    <name>OCLastSavedByProductVersion</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>UseFlashLoader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CLowLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacFile2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CDevice</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>FlashLoadersV3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OverrideDefFlashBoard</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesOffset1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesUse1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDeviceConfigMacroFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDebuggerExtraOption</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAllMTBOptions</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCores</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreMaster</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticorePort</name>
+                    <state>53461</state>
+                </option>
+                <option>
+                    <name>OCMulticoreWorkspace</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveProject</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveConfiguration</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadExtraImage</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAttachSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MassEraseBeforeFlashing</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ARMSIM_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCSimDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCSimEnablePSP</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspOverrideConfig</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspConfigFile</name>
+                    <state></state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CADI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCadiMemory</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Fast Model</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCADILogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCADILogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CMSISDAP_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CMSISDAPResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>CMSISDAPDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CMSISDAPProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>GDBSERVER_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJTagBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IJET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>IjetPowerFromProbe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPowerRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetProtocolRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPin</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetSwoPrescalerList</name>
+                    <version>1</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPreferETB</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetTraceSettingsList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetTraceSizeList</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>FlashBoardPathSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>JLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>16</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>JLinkSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJLinkHWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>JLinkInitialSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCDoJlinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkCommRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>CCJLinkSpeedRadioV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCUSBDevice</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkResetList</name>
+                    <version>6</version>
+                    <state>5</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCTcpIpAlt</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTcpIpSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSourceDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkDeviceName</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>LMIFTDI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>2</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>LmiftdiSpeed</name>
+                    <state>500</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>NULINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>PEMICRO_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>3</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJPEMicroShowSettings</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>STLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>5</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkResetList</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDAPNumber</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkDebugAccessPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUseServerSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>THIRDPARTY_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CThirdPartyDriverDll</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>TIFET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVccTypeDefault</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CCMSPFetVCCDefault</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetSettlingtime</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioJtagSpeedType</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetConnection</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetUsbComPort</name>
+                    <state>Automatic</state>
+                </option>
+                <option>
+                    <name>CCMSPFetAllowAccessToBSL</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioEraseFlash</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>XDS100_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>6</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TIPackageOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TIPackage</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>BoardFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCXds100BreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100DoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockEdit</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCXds100HWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100JtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceRadio</name>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ProbeList</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPort</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <debuggerPlugins>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\FreeRtos\FreeRtosArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SMX\smxAwareIarArm8BE.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin</file>
+                <loadFlag>1</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\TargetAccessServer\TargetAccessServer.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+        </debuggerPlugins>
+    </configuration>
+</project>
diff --git a/bsp/at32/at32f407-start/template.ewp b/bsp/at32/at32f407-start/template.ewp
new file mode 100644
index 0000000000..8765cbb5d2
--- /dev/null
+++ b/bsp/at32/at32f407-start/template.ewp
@@ -0,0 +1,2040 @@
+<?xml version="1.0" encoding="UTF-8"?>

+<project>

+    <fileVersion>3</fileVersion>

+    <configuration>

+        <name>rt-thread</name>

+        <toolchain>

+            <name>ARM</name>

+        </toolchain>

+        <debug>1</debug>

+        <settings>

+            <name>General</name>

+            <archiveVersion>3</archiveVersion>

+            <data>

+                <version>30</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>1</debug>

+                <option>

+                    <name>ExePath</name>

+                    <state>build\iar\Exe</state>

+                </option>

+                <option>

+                    <name>ObjPath</name>

+                    <state>build\iar\Obj</state>

+                </option>

+                <option>

+                    <name>ListPath</name>

+                    <state>build\iar\List</state>

+                </option>

+                <option>

+                    <name>GEndianMode</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>Input description</name>

+                    <state>Automatic choice of formatter, without multibyte support.</state>

+                </option>

+                <option>

+                    <name>Output description</name>

+                    <state>Automatic choice of formatter, without multibyte support.</state>

+                </option>

+                <option>

+                    <name>GOutputBinary</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGCoreOrChip</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>GRuntimeLibSelect</name>

+                    <version>0</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>GRuntimeLibSelectSlave</name>

+                    <version>0</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>RTDescription</name>

+                    <state>Use the normal configuration of the C/C++ runtime library. No locale interface, C locale, no file descriptor support, no multibytes in printf and scanf, and no hex floats in strtod.</state>

+                </option>

+                <option>

+                    <name>OGProductVersion</name>

+                    <state>6.30.6.53380</state>

+                </option>

+                <option>

+                    <name>OGLastSavedByProductVersion</name>

+                    <state>8.22.2.15993</state>

+                </option>

+                <option>

+                    <name>GeneralEnableMisra</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GeneralMisraVerbose</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGChipSelectEditMenu</name>

+                    <state>AT32F407VGT7	ArteryTek AT32F407VGT7</state>

+                </option>

+                <option>

+                    <name>GenLowLevelInterface</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>GEndianModeBE</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>OGBufferedTerminalOutput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GenStdoutInterface</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GeneralMisraRules98</name>

+                    <version>0</version>

+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+                </option>

+                <option>

+                    <name>GeneralMisraVer</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GeneralMisraRules04</name>

+                    <version>0</version>

+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+                </option>

+                <option>

+                    <name>RTConfigPath2</name>

+                    <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Normal.h</state>

+                </option>

+                <option>

+                    <name>GBECoreSlave</name>

+                    <version>26</version>

+                    <state>39</state>

+                </option>

+                <option>

+                    <name>OGUseCmsis</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGUseCmsisDspLib</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GRuntimeLibThreads</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CoreVariant</name>

+                    <version>26</version>

+                    <state>39</state>

+                </option>

+                <option>

+                    <name>GFPUDeviceSlave</name>

+                    <state>AT32F407VGT7	ArteryTek AT32F407VGT7</state>

+                </option>

+                <option>

+                    <name>FPU2</name>

+                    <version>0</version>

+                    <state>4</state>

+                </option>

+                <option>

+                    <name>NrRegs</name>

+                    <version>0</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>NEON</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GFPUCoreSlave2</name>

+                    <version>26</version>

+                    <state>39</state>

+                </option>

+                <option>

+                    <name>OGCMSISPackSelectDevice</name>

+                </option>

+                <option>

+                    <name>OgLibHeap</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGLibAdditionalLocale</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGPrintfVariant</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGPrintfMultibyteSupport</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGScanfVariant</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGScanfMultibyteSupport</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GenLocaleTags</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>GenLocaleDisplayOnly</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>DSPExtension</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>TrustZone</name>

+                    <state>0</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>ICCARM</name>

+            <archiveVersion>2</archiveVersion>

+            <data>

+                <version>34</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>1</debug>

+                <option>

+                    <name>CCOptimizationNoSizeConstraints</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCDefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCPreprocFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPreprocComments</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPreprocLine</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListCFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListCMnemonics</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListCMessages</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListAssFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListAssSource</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCEnableRemarks</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCDiagSuppress</name>

+                    <state>Pa050</state>

+                </option>

+                <option>

+                    <name>CCDiagRemark</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCDiagWarning</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCDiagError</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCObjPrefix</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCAllowList</name>

+                    <version>1</version>

+                    <state>00000000</state>

+                </option>

+                <option>

+                    <name>CCDebugInfo</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IEndianMode</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IExtraOptionsCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IExtraOptions</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCLangConformance</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCSignedPlainChar</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCRequirePrototypes</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCDiagWarnAreErr</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCCompilerRuntimeInfo</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IFpuProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>OutputFile</name>

+                    <state>$FILE_BNAME$.o</state>

+                </option>

+                <option>

+                    <name>CCLibConfigHeader</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>PreInclude</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CompilerMisraOverride</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCIncludePath2</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCStdIncCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCCodeSection</name>

+                    <state>.text</state>

+                </option>

+                <option>

+                    <name>IProcessorMode2</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCOptLevel</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCOptStrategy</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCOptLevelSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CompilerMisraRules98</name>

+                    <version>0</version>

+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+                </option>

+                <option>

+                    <name>CompilerMisraRules04</name>

+                    <version>0</version>

+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+                </option>

+                <option>

+                    <name>CCPosIndRopi</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPosIndRwpi</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPosIndNoDynInit</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccLang</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccCDialect</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IccAllowVLA</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccStaticDestr</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IccCppInlineSemantics</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccCmsis</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IccFloatSemantics</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCNoLiteralPool</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCOptStrategySlave</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCGuardCalls</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCEncSource</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCEncOutput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCEncOutputBom</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCEncInput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccExceptions2</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccRTTI2</name>

+                    <state>0</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>AARM</name>

+            <archiveVersion>2</archiveVersion>

+            <data>

+                <version>10</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>1</debug>

+                <option>

+                    <name>AObjPrefix</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AEndian</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>ACaseSensitivity</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>MacroChars</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AWarnEnable</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AWarnWhat</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AWarnOne</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AWarnRange1</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AWarnRange2</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>ADebug</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AltRegisterNames</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>ADefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AList</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AListHeader</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AListing</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>Includes</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>MacDefs</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>MacExps</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>MacExec</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OnlyAssed</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>MultiLine</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>PageLengthCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>PageLength</name>

+                    <state>80</state>

+                </option>

+                <option>

+                    <name>TabSpacing</name>

+                    <state>8</state>

+                </option>

+                <option>

+                    <name>AXRef</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AXRefDefines</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AXRefInternal</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AXRefDual</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AFpuProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AOutputFile</name>

+                    <state>$FILE_BNAME$.o</state>

+                </option>

+                <option>

+                    <name>ALimitErrorsCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>ALimitErrorsEdit</name>

+                    <state>100</state>

+                </option>

+                <option>

+                    <name>AIgnoreStdInclude</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AUserIncludes</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AExtraOptionsCheckV2</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AExtraOptionsV2</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AsmNoLiteralPool</name>

+                    <state>0</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>OBJCOPY</name>

+            <archiveVersion>0</archiveVersion>

+            <data>

+                <version>1</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>1</debug>

+                <option>

+                    <name>OOCOutputFormat</name>

+                    <version>3</version>

+                    <state>3</state>

+                </option>

+                <option>

+                    <name>OCOutputOverride</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>OOCOutputFile</name>

+                    <state>../../../rtthread.bin</state>

+                </option>

+                <option>

+                    <name>OOCCommandLineProducer</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>OOCObjCopyEnable</name>

+                    <state>1</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>CUSTOM</name>

+            <archiveVersion>3</archiveVersion>

+            <data>

+                <extensions></extensions>

+                <cmdline></cmdline>

+                <hasPrio>0</hasPrio>

+            </data>

+        </settings>

+        <settings>

+            <name>BICOMP</name>

+            <archiveVersion>0</archiveVersion>

+            <data />

+        </settings>

+        <settings>

+            <name>BUILDACTION</name>

+            <archiveVersion>1</archiveVersion>

+            <data>

+                <prebuild></prebuild>

+                <postbuild></postbuild>

+            </data>

+        </settings>

+        <settings>

+            <name>ILINK</name>

+            <archiveVersion>0</archiveVersion>

+            <data>

+                <version>20</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>1</debug>

+                <option>

+                    <name>IlinkLibIOConfig</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>XLinkMisraHandler</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkInputFileSlave</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkOutputFile</name>

+                    <state>project.out</state>

+                </option>

+                <option>

+                    <name>IlinkDebugInfoEnable</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkKeepSymbols</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinaryFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinarySymbol</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinarySegment</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinaryAlign</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkDefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkConfigDefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkMapFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogInitialization</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogModule</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogSection</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogVeneer</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkIcfOverride</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkIcfFile</name>

+                    <state>$PROJ_DIR$\board\linker_scripts\link.icf</state>

+                </option>

+                <option>

+                    <name>IlinkIcfFileSlave</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkEnableRemarks</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkSuppressDiags</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkTreatAsRem</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkTreatAsWarn</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkTreatAsErr</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkWarningsAreErrors</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkUseExtraOptions</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkExtraOptions</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkLowLevelInterfaceSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkAutoLibEnable</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkAdditionalLibs</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkOverrideProgramEntryLabel</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkProgramEntryLabelSelect</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkProgramEntryLabel</name>

+                    <state>__iar_program_start</state>

+                </option>

+                <option>

+                    <name>DoFill</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>FillerByte</name>

+                    <state>0xFF</state>

+                </option>

+                <option>

+                    <name>FillerStart</name>

+                    <state>0x0</state>

+                </option>

+                <option>

+                    <name>FillerEnd</name>

+                    <state>0x0</state>

+                </option>

+                <option>

+                    <name>CrcSize</name>

+                    <version>0</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcAlign</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcPoly</name>

+                    <state>0x11021</state>

+                </option>

+                <option>

+                    <name>CrcCompl</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CrcBitOrder</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CrcInitialValue</name>

+                    <state>0x0</state>

+                </option>

+                <option>

+                    <name>DoCrc</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkBE8Slave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkBufferedTerminalOutput</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkStdoutInterfaceSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcFullSize</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkIElfToolPostProcess</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogAutoLibSelect</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogRedirSymbols</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogUnusedFragments</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkCrcReverseByteOrder</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkCrcUseAsInput</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptInline</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkOptExceptionsAllow</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptExceptionsForce</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkCmsis</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptMergeDuplSections</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkOptUseVfe</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptForceVfe</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkStackAnalysisEnable</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkStackControlFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkStackCallGraphFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CrcAlgorithm</name>

+                    <version>1</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcUnitSize</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkThreadsSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkLogCallGraph</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkIcfFile_AltDefault</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkEncInput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkEncOutput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkEncOutputBom</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkHeapSelect</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkLocaleSelect</name>

+                    <state>1</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>IARCHIVE</name>

+            <archiveVersion>0</archiveVersion>

+            <data>

+                <version>0</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>1</debug>

+                <option>

+                    <name>IarchiveInputs</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IarchiveOverride</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IarchiveOutput</name>

+                    <state>###Unitialized###</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>BILINK</name>

+            <archiveVersion>0</archiveVersion>

+            <data />

+        </settings>

+    </configuration>

+    <configuration>

+        <name>Release</name>

+        <toolchain>

+            <name>ARM</name>

+        </toolchain>

+        <debug>0</debug>

+        <settings>

+            <name>General</name>

+            <archiveVersion>3</archiveVersion>

+            <data>

+                <version>30</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>0</debug>

+                <option>

+                    <name>ExePath</name>

+                    <state>Release\Exe</state>

+                </option>

+                <option>

+                    <name>ObjPath</name>

+                    <state>Release\Obj</state>

+                </option>

+                <option>

+                    <name>ListPath</name>

+                    <state>Release\List</state>

+                </option>

+                <option>

+                    <name>GEndianMode</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>Input description</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>Output description</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>GOutputBinary</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGCoreOrChip</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GRuntimeLibSelect</name>

+                    <version>0</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>GRuntimeLibSelectSlave</name>

+                    <version>0</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>RTDescription</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>OGProductVersion</name>

+                    <state>6.30.6.53380</state>

+                </option>

+                <option>

+                    <name>OGLastSavedByProductVersion</name>

+                    <state>8.11.3.13977</state>

+                </option>

+                <option>

+                    <name>GeneralEnableMisra</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GeneralMisraVerbose</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGChipSelectEditMenu</name>

+                    <state>Default	None</state>

+                </option>

+                <option>

+                    <name>GenLowLevelInterface</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GEndianModeBE</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGBufferedTerminalOutput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GenStdoutInterface</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GeneralMisraRules98</name>

+                    <version>0</version>

+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+                </option>

+                <option>

+                    <name>GeneralMisraVer</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GeneralMisraRules04</name>

+                    <version>0</version>

+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+                </option>

+                <option>

+                    <name>RTConfigPath2</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>GBECoreSlave</name>

+                    <version>26</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>OGUseCmsis</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGUseCmsisDspLib</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GRuntimeLibThreads</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CoreVariant</name>

+                    <version>26</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GFPUDeviceSlave</name>

+                    <state>Default	None</state>

+                </option>

+                <option>

+                    <name>FPU2</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>NrRegs</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>NEON</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GFPUCoreSlave2</name>

+                    <version>26</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGCMSISPackSelectDevice</name>

+                </option>

+                <option>

+                    <name>OgLibHeap</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGLibAdditionalLocale</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGPrintfVariant</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGPrintfMultibyteSupport</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGScanfVariant</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OGScanfMultibyteSupport</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>GenLocaleTags</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>GenLocaleDisplayOnly</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>DSPExtension</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>TrustZone</name>

+                    <state>0</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>ICCARM</name>

+            <archiveVersion>2</archiveVersion>

+            <data>

+                <version>34</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>0</debug>

+                <option>

+                    <name>CCOptimizationNoSizeConstraints</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCDefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCPreprocFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPreprocComments</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPreprocLine</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListCFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListCMnemonics</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListCMessages</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListAssFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCListAssSource</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCEnableRemarks</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCDiagSuppress</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCDiagRemark</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCDiagWarning</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCDiagError</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCObjPrefix</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCAllowList</name>

+                    <version>1</version>

+                    <state>11111110</state>

+                </option>

+                <option>

+                    <name>CCDebugInfo</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IEndianMode</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IExtraOptionsCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IExtraOptions</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCLangConformance</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCSignedPlainChar</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCRequirePrototypes</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCDiagWarnAreErr</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCCompilerRuntimeInfo</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IFpuProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>OutputFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCLibConfigHeader</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>PreInclude</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CompilerMisraOverride</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCIncludePath2</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CCStdIncCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCCodeSection</name>

+                    <state>.text</state>

+                </option>

+                <option>

+                    <name>IProcessorMode2</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCOptLevel</name>

+                    <state>3</state>

+                </option>

+                <option>

+                    <name>CCOptStrategy</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCOptLevelSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CompilerMisraRules98</name>

+                    <version>0</version>

+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>

+                </option>

+                <option>

+                    <name>CompilerMisraRules04</name>

+                    <version>0</version>

+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>

+                </option>

+                <option>

+                    <name>CCPosIndRopi</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPosIndRwpi</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCPosIndNoDynInit</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccLang</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccCDialect</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IccAllowVLA</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccStaticDestr</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IccCppInlineSemantics</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccCmsis</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IccFloatSemantics</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCNoLiteralPool</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCOptStrategySlave</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCGuardCalls</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCEncSource</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCEncOutput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CCEncOutputBom</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CCEncInput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccExceptions2</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IccRTTI2</name>

+                    <state>0</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>AARM</name>

+            <archiveVersion>2</archiveVersion>

+            <data>

+                <version>10</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>0</debug>

+                <option>

+                    <name>AObjPrefix</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AEndian</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>ACaseSensitivity</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>MacroChars</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AWarnEnable</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AWarnWhat</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AWarnOne</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AWarnRange1</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AWarnRange2</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>ADebug</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AltRegisterNames</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>ADefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AList</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AListHeader</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AListing</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>Includes</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>MacDefs</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>MacExps</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>MacExec</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OnlyAssed</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>MultiLine</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>PageLengthCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>PageLength</name>

+                    <state>80</state>

+                </option>

+                <option>

+                    <name>TabSpacing</name>

+                    <state>8</state>

+                </option>

+                <option>

+                    <name>AXRef</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AXRefDefines</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AXRefInternal</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AXRefDual</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AFpuProcessor</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>AOutputFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>ALimitErrorsCheck</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>ALimitErrorsEdit</name>

+                    <state>100</state>

+                </option>

+                <option>

+                    <name>AIgnoreStdInclude</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AUserIncludes</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AExtraOptionsCheckV2</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>AExtraOptionsV2</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>AsmNoLiteralPool</name>

+                    <state>0</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>OBJCOPY</name>

+            <archiveVersion>0</archiveVersion>

+            <data>

+                <version>1</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>0</debug>

+                <option>

+                    <name>OOCOutputFormat</name>

+                    <version>3</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OCOutputOverride</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>OOCOutputFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>OOCCommandLineProducer</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>OOCObjCopyEnable</name>

+                    <state>0</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>CUSTOM</name>

+            <archiveVersion>3</archiveVersion>

+            <data>

+                <extensions></extensions>

+                <cmdline></cmdline>

+                <hasPrio>0</hasPrio>

+            </data>

+        </settings>

+        <settings>

+            <name>BICOMP</name>

+            <archiveVersion>0</archiveVersion>

+            <data />

+        </settings>

+        <settings>

+            <name>BUILDACTION</name>

+            <archiveVersion>1</archiveVersion>

+            <data>

+                <prebuild></prebuild>

+                <postbuild></postbuild>

+            </data>

+        </settings>

+        <settings>

+            <name>ILINK</name>

+            <archiveVersion>0</archiveVersion>

+            <data>

+                <version>20</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>0</debug>

+                <option>

+                    <name>IlinkLibIOConfig</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>XLinkMisraHandler</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkInputFileSlave</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkOutputFile</name>

+                    <state>###Unitialized###</state>

+                </option>

+                <option>

+                    <name>IlinkDebugInfoEnable</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkKeepSymbols</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinaryFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinarySymbol</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinarySegment</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkRawBinaryAlign</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkDefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkConfigDefines</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkMapFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogFile</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogInitialization</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogModule</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogSection</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogVeneer</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkIcfOverride</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkIcfFile</name>

+                    <state>lnk0t.icf</state>

+                </option>

+                <option>

+                    <name>IlinkIcfFileSlave</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkEnableRemarks</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkSuppressDiags</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkTreatAsRem</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkTreatAsWarn</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkTreatAsErr</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkWarningsAreErrors</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkUseExtraOptions</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkExtraOptions</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkLowLevelInterfaceSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkAutoLibEnable</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkAdditionalLibs</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkOverrideProgramEntryLabel</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkProgramEntryLabelSelect</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkProgramEntryLabel</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>DoFill</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>FillerByte</name>

+                    <state>0xFF</state>

+                </option>

+                <option>

+                    <name>FillerStart</name>

+                    <state>0x0</state>

+                </option>

+                <option>

+                    <name>FillerEnd</name>

+                    <state>0x0</state>

+                </option>

+                <option>

+                    <name>CrcSize</name>

+                    <version>0</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcAlign</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcPoly</name>

+                    <state>0x11021</state>

+                </option>

+                <option>

+                    <name>CrcCompl</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CrcBitOrder</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>CrcInitialValue</name>

+                    <state>0x0</state>

+                </option>

+                <option>

+                    <name>DoCrc</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkBE8Slave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkBufferedTerminalOutput</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkStdoutInterfaceSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcFullSize</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkIElfToolPostProcess</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogAutoLibSelect</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogRedirSymbols</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkLogUnusedFragments</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkCrcReverseByteOrder</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkCrcUseAsInput</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptInline</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptExceptionsAllow</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptExceptionsForce</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkCmsis</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptMergeDuplSections</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkOptUseVfe</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkOptForceVfe</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkStackAnalysisEnable</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkStackControlFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkStackCallGraphFile</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>CrcAlgorithm</name>

+                    <version>1</version>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>CrcUnitSize</name>

+                    <version>0</version>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkThreadsSlave</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkLogCallGraph</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkIcfFile_AltDefault</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IlinkEncInput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkEncOutput</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IlinkEncOutputBom</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkHeapSelect</name>

+                    <state>1</state>

+                </option>

+                <option>

+                    <name>IlinkLocaleSelect</name>

+                    <state>1</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>IARCHIVE</name>

+            <archiveVersion>0</archiveVersion>

+            <data>

+                <version>0</version>

+                <wantNonLocal>1</wantNonLocal>

+                <debug>0</debug>

+                <option>

+                    <name>IarchiveInputs</name>

+                    <state></state>

+                </option>

+                <option>

+                    <name>IarchiveOverride</name>

+                    <state>0</state>

+                </option>

+                <option>

+                    <name>IarchiveOutput</name>

+                    <state>###Unitialized###</state>

+                </option>

+            </data>

+        </settings>

+        <settings>

+            <name>BILINK</name>

+            <archiveVersion>0</archiveVersion>

+            <data />

+        </settings>

+    </configuration>

+</project>

diff --git a/bsp/at32/at32f407-start/template.eww b/bsp/at32/at32f407-start/template.eww
new file mode 100644
index 0000000000..bd036bb4c9
--- /dev/null
+++ b/bsp/at32/at32f407-start/template.eww
@@ -0,0 +1,10 @@
+<?xml version="1.0" encoding="iso-8859-1"?>

+

+<workspace>

+  <project>

+    <path>$WS_DIR$\template.ewp</path>

+  </project>

+  <batchBuild/>

+</workspace>

+

+

diff --git a/bsp/at32/at32f407-start/template.uvopt b/bsp/at32/at32f407-start/template.uvopt
new file mode 100644
index 0000000000..98b7a64513
--- /dev/null
+++ b/bsp/at32/at32f407-start/template.uvopt
@@ -0,0 +1,162 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>8000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>1</RunSim>
+        <RunTarget>0</RunTarget>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>0</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>0</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <tPdscDbg>0</tPdscDbg>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <nTsel>6</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U4294967295 -O78 -S0 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(1BA01477) -L00(4) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC800 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-O14 -S0 -C0 -N00("ARM Cortex-M3") -D00(1BA00477) -L00(4) -FO7  -FN1 -FC800 -FD20000000 -FF0AT32F407_1024 -FL0100000 -FS08000000</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>1</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+    </TargetOption>
+  </Target>
+
+</ProjectOpt>
diff --git a/bsp/at32/at32f407-start/template.uvoptx b/bsp/at32/at32f407-start/template.uvoptx
new file mode 100644
index 0000000000..f546fef4bf
--- /dev/null
+++ b/bsp/at32/at32f407-start/template.uvoptx
@@ -0,0 +1,185 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>255</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>6</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0AT32F407_1024 -FL0100000 -FS08000000 -FP0($$Device:AT32F407VGT7$Flash\AT32F407_1024.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U4294967295 -O14 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight JTAG-DP") -D00(3BA00477) -L00(4) -N01("Unknown JTAG device") -D01(06414041) -L01(5) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO7 -FD20000000 -FC1000 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000 -FP0($$Device:AT32F407VGT7$Flash\AT32F407_1024.FLM)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Source Group 1</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/at32/at32f407-start/template.uvproj b/bsp/at32/at32f407-start/template.uvproj
new file mode 100644
index 0000000000..1d3727cb32
--- /dev/null
+++ b/bsp/at32/at32f407-start/template.uvproj
@@ -0,0 +1,407 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">
+
+  <SchemaVersion>1.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>AT32F407VGT7</Device>
+          <Vendor>ArteryTek</Vendor>
+          <Cpu>IRAM(0x20000000-0x20037FFF) IROM(0x08000000-0x080FFFFF) CLOCK(8000000) CPUTYPE("Cortex-M4") FPU2</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile>"Startup\ArteryTek\AT32F4xx\startup_at32f407vgt7.s" ("AT32F403A Startup Code")</StartupFile>
+          <FlashDriverDll>UL2CM3(-O207 -S0 -C0 -FO7 -FD20000000 -FC800 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000)</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>at32f4xx.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>SFD\ArteryTek\AT32F407\AT32F407xx.SFR</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath>ArteryTek\AT32F4xx\</RegisterFilePath>
+          <DBRegisterFilePath>ArteryTek\AT32F4xx\</DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>0</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+          <Simulator>
+            <UseSimulator>0</UseSimulator>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>1</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
+            <RestoreSysVw>1</RestoreSysVw>
+          </Simulator>
+          <Target>
+            <UseTarget>1</UseTarget>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>0</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <RestoreTracepoints>0</RestoreTracepoints>
+            <RestoreSysVw>1</RestoreSysVw>
+            <UsePdscDebugDescription>0</UsePdscDebugDescription>
+          </Target>
+          <RunDebugAfterBuild>0</RunDebugAfterBuild>
+          <TargetSelection>6</TargetSelection>
+          <SimDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+          </SimDlls>
+          <TargetDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+            <Driver>Segger\JL2CM3.dll</Driver>
+          </TargetDlls>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <useXO>0</useXO>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+    </Target>
+  </Targets>
+
+</Project>
diff --git a/bsp/at32/at32f407-start/template.uvprojx b/bsp/at32/at32f407-start/template.uvprojx
new file mode 100644
index 0000000000..99c0328549
--- /dev/null
+++ b/bsp/at32/at32f407-start/template.uvprojx
@@ -0,0 +1,394 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>AT32F407VGT7</Device>
+          <Vendor>ArteryTek</Vendor>
+          <PackID>Keil.AT32F4xx_DFP.1.3.1</PackID>
+          <Cpu>IRAM(0x20000000,0x38000) IROM(0x08000000,0x100000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0AT32F407_1024 -FS08000000 -FL0100000 -FP0($$Device:AT32F407VGT7$Flash\AT32F407_1024.FLM))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:AT32F407VGT7$Device\Include\at32f4xx.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:AT32F407VGT7$SVD\AT32F407xx.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>0</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x100000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x38000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Source Group 1</GroupName>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>