[libcpu][risc-v] Fix PLIC completion order in non-DM modeHEADmaster

handler_plic_irq() completes a claimed interrupt before dispatching its
handler. If a level-triggered source is still asserted at completion
time, the PLIC gateway forwards the request again, so the same interrupt
can be dispatched twice.

Run the handler first, then complete. Completing after the handler means
a handler may have masked its own source; the PLIC ignores a completion
for an interrupt that is not enabled for the target, so temporarily
enable the source around the completion, as the Linux SiFive PLIC driver
does.

Link: https://github.com/RT-Thread/rt-thread/issues/12010

0 files changed, 0 insertions, 0 deletions