summaryrefslogtreecommitdiff
path: root/libcpu
diff options
context:
space:
mode:
authorGrissiom <[email protected]>2014-04-08 11:24:04 +0800
committerGrissiom <[email protected]>2014-04-08 11:24:04 +0800
commitc0f0c2322f9439fda4fc98f5b13e6cbb98cf92a5 (patch)
treeb14fbd9f02bd8bd04acdbbbe9483d6f10afbbac6 /libcpu
parentdfad3466a0b566a3b4402af3e99e89955e15387e (diff)
[libcpu/arm] remove useless cpsr updating in rt_hw_context_switch_to
This piece of code will enable the interrupt early before switching to the first thread. Although it is harmless, but not prefect.
Diffstat (limited to 'libcpu')
-rw-r--r--libcpu/arm/realview-a8-vmm/context_gcc.S3
1 files changed, 0 insertions, 3 deletions
diff --git a/libcpu/arm/realview-a8-vmm/context_gcc.S b/libcpu/arm/realview-a8-vmm/context_gcc.S
index 9bb31e3f10..dba0095632 100644
--- a/libcpu/arm/realview-a8-vmm/context_gcc.S
+++ b/libcpu/arm/realview-a8-vmm/context_gcc.S
@@ -57,9 +57,6 @@ rt_hw_context_switch_to:
ldmfd sp!, {r4} @ pop new task spsr
msr spsr_cxsf, r4
- bic r4, r4, #0x20 @ must be ARM mode
- msr cpsr_cxsf, r4
-
ldmfd sp!, {r0-r12, lr, pc}^ @ pop new task r0-r12, lr & pc
.section .bss.share.isr