summaryrefslogtreecommitdiff
path: root/bsp/Vango/v85xxp/libraries/VangoV85xxP_standard_peripheral/Source/lib_cmp.c
blob: 2a61afb07af81f222764ff13ce64b8f12b469723 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
/**
  ******************************************************************************
  * @file    lib_cmp.c 
  * @author  Application Team
  * @version V1.1.0
  * @date    2019-10-28
  * @brief   CMP library.
  ******************************************************************************
  * @attention
  *
  ******************************************************************************
  */
#include "lib_cmp.h"

/* CMP1 reset values */
#define CMP1_REG2_Msk            (0x13UL)
#define CMP1_REG3_Msk            (0x02UL)
#define CMP1_REG5_Msk            (0x03UL)
#define CMP1_REGF_Msk            (0x01UL)
#define CMP1_CTRL_Msk            (0x300003UL)
#define CMP1_INTSTS_Msk          (0x04UL)
#define CMP1_INTEN_Msk           (0x04UL)
#define CMP1_THR_Msk             (0xFFFFUL)
#define CMP1_CTL_Msk             (0x300FFUL)
/* CMP2 reset values */
#define CMP2_REG2_Msk            (0x2CUL)
#define CMP2_REG3_Msk            (0x04UL)
#define CMP2_REG5_Msk            (0x0CUL)
#define CMP2_REGF_Msk            (0x02UL)
#define CMP2_CTRL_Msk            (0xC0000CUL)
#define CMP2_INTSTS_Msk          (0x08UL)
#define CMP2_INTEN_Msk           (0x08UL)
#define CMP2_THR_Msk             (0xFFFF0000UL)
#define CMP2_CTL_Msk             (0x30FF00UL)

/**
  * @brief  Initializes the Comparator peripheral registers to their default reset values.
  * @param  CMPx:
                CMP_1
                CMP_2
  * @retval None
  */
void CMP_DeInit(uint32_t CMPx)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));

  if (CMPx == CMP_1)
  {
    ANA->REG2 &= ~CMP1_REG2_Msk;
    ANA->REG3 &= ~CMP1_REG3_Msk;
    ANA->REG5 &= ~CMP1_REG5_Msk;
    ANA->REGF &= ~CMP1_REGF_Msk;
    ANA->CTRL &= ~CMP1_CTRL_Msk;
    ANA->INTSTS = CMP1_INTSTS_Msk;
    ANA->INTEN &= ~CMP1_INTEN_Msk;
    ANA->CMPTHR &= ~CMP1_THR_Msk;
    ANA->CMPCTL &= ~CMP1_CTL_Msk;
    ANA->CMPCNT1 = 0;
  }
  else
  {
    ANA->REG2 &= ~CMP2_REG2_Msk;
    ANA->REG3 &= ~CMP2_REG3_Msk;
    ANA->REG5 &= ~CMP2_REG5_Msk;
    ANA->REGF &= ~CMP2_REGF_Msk;
    ANA->CTRL &= ~CMP2_CTRL_Msk;
    ANA->INTSTS = CMP2_INTSTS_Msk;
    ANA->INTEN &= ~CMP2_INTEN_Msk;
    ANA->CMPTHR &= ~CMP2_THR_Msk;
    ANA->CMPCTL &= ~CMP2_CTL_Msk;
    ANA->CMPCNT2 = 0;
  }
}

/**
  * @brief  Initializes comparator.
  * @param  CMPx:
                CMP_1
                CMP_2
            InitStruct: Comparator configuration
                DebSel:
                    CMP_DEB_NONE
                    CMP_DEB_RTCCLK_2
                    CMP_DEB_RTCCLK_3
                    CMP_DEB_RTCCLK_4
                SignalSourceSel:
                    CMP_SIGNALSRC_PPIN_TO_VREF
                    CMP_SIGNALSRC_PPIN_TO_BGPREF
                    CMP_SIGNALSRC_PBAT_TO_VREF
                    CMP_SIGNALSRC_PBAT_TO_BGPREF
                    CMP_SIGNALSRC_NPIN_TO_VREF
                    CMP_SIGNALSRC_NPIN_TO_BGPREF
                    CMP_SIGNALSRC_PPIN_TO_NPIN
                    CMP_SIGNALSRC_PBAT_TO_NPIN
                BiasSel:
                    CMP_BIAS_20nA
                    CMP_BIAS_100nA
                    CMP_BIAS_500nA
  * @retval None
  */
void CMP_Init(uint32_t CMPx, CMP_TypeDef *InitStruct)
{
  uint32_t tmp;

  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));
  assert_parameters(IS_CMP_DEB(InitStruct->DebSel));
  assert_parameters(IS_CMP_SIGNALSRC(InitStruct->SignalSourceSel));
  assert_parameters(IS_CMP_BIAS(InitStruct->BiasSel));  

  /* CMP1 Configure */
  if (CMPx == CMP_1)
  {
    tmp = ANA->CTRL;
    tmp &= ~ANA_CTRL_CMP1DEB;
    tmp |= (InitStruct->DebSel << ANA_CTRL_CMP1DEB_Pos);
    ANA->CTRL = tmp;

    tmp = ANA->REG5;
    tmp &= ~ANA_REG5_CMP1IT;
    tmp |= (InitStruct->BiasSel << ANA_REG5_CMP1IT_Pos);
    ANA->REG5 = tmp;

    ANA->REG2 &= ~(ANA_REG2_CMP1SEL|ANA_REG2_CMP1REFSEL);
    ANA->REGF &= ~ANA_REGF_BAT1DETEN;
    switch(InitStruct->SignalSourceSel)
    {
      case CMP_SIGNALSRC_PPIN_TO_VREF:   
          break;
      case CMP_SIGNALSRC_PPIN_TO_BGPREF: ANA->REG2 |= ANA_REG2_CMP1REFSEL;
          break;
      case CMP_SIGNALSRC_PBAT_TO_VREF:   ANA->REGF |= ANA_REGF_BAT1DETEN;
          break;
      case CMP_SIGNALSRC_PBAT_TO_BGPREF: ANA->REG2 |= ANA_REG2_CMP1REFSEL;
                                         ANA->REGF |= ANA_REGF_BAT1DETEN;
          break;
      case CMP_SIGNALSRC_NPIN_TO_VREF:   ANA->REG2 |= ANA_REG2_CMP1SEL_1;
          break;
      case CMP_SIGNALSRC_NPIN_TO_BGPREF: ANA->REG2 |= (ANA_REG2_CMP1SEL_1|ANA_REG2_CMP1REFSEL);
          break;
      case CMP_SIGNALSRC_PPIN_TO_NPIN:   ANA->REG2 |= ANA_REG2_CMP1SEL_3;
          break;
      case CMP_SIGNALSRC_PBAT_TO_NPIN:   ANA->REG2 |= ANA_REG2_CMP1SEL_3;
                                         ANA->REGF |= ANA_REGF_BAT1DETEN;
          break;
      default:
          break;
    }
  }
  /* CMP2 Configure */
  else
  {
    tmp = ANA->CTRL;
    tmp &= ~ANA_CTRL_CMP2DEB;
    tmp |= (InitStruct->DebSel << ANA_CTRL_CMP2DEB_Pos);
    ANA->CTRL = tmp;

    tmp = ANA->REG5;
    tmp &= ~ANA_REG5_CMP2IT;
    tmp |= (InitStruct->BiasSel << ANA_REG5_CMP2IT_Pos);
    ANA->REG5 = tmp;

    ANA->REG2 &= ~(ANA_REG2_CMP2SEL|ANA_REG2_CMP2REFSEL);
    ANA->REGF &= ~ANA_REGF_BATRTCDETEN;
    switch(InitStruct->SignalSourceSel)
    {
      case CMP_SIGNALSRC_PPIN_TO_VREF:   
          break;
      case CMP_SIGNALSRC_PPIN_TO_BGPREF: ANA->REG2 |= ANA_REG2_CMP2REFSEL;
          break;
      case CMP_SIGNALSRC_PBAT_TO_VREF:   ANA->REGF |= ANA_REGF_BATRTCDETEN;
          break;
      case CMP_SIGNALSRC_PBAT_TO_BGPREF: ANA->REG2 |= ANA_REG2_CMP2REFSEL;
                                         ANA->REGF |= ANA_REGF_BATRTCDETEN;
          break;
      case CMP_SIGNALSRC_NPIN_TO_VREF:   ANA->REG2 |= ANA_REG2_CMP2SEL_1;
          break;
      case CMP_SIGNALSRC_NPIN_TO_BGPREF: ANA->REG2 |= (ANA_REG2_CMP2SEL_1|ANA_REG2_CMP2REFSEL);
          break;
      case CMP_SIGNALSRC_PPIN_TO_NPIN:   ANA->REG2 |= ANA_REG2_CMP2SEL_3;
          break;
      case CMP_SIGNALSRC_PBAT_TO_NPIN:   ANA->REG2 |= ANA_REG2_CMP2SEL_3;
                                         ANA->REGF |= ANA_REGF_BATRTCDETEN;
          break;
      default:
          break;
    }
  }
}

/**
  * @brief  Fills each CMP_TypeDef member with its default value.
  * @param  InitStruct: pointer to an CMP_TypeDef structure which will be initialized.
  * @retval None
  */
void CMP_StructInit(CMP_TypeDef *InitStruct)
{
  InitStruct->DebSel = CMP_DEB_NONE;
  InitStruct->SignalSourceSel = CMP_SIGNALSRC_PPIN_TO_VREF;
  InitStruct->BiasSel = CMP_BIAS_20nA;
}

/**
  * @brief  Initializes comparator Count.
  * @param  CMPx:
                CMP_1
                CMP_2
            InitStruct: Comparator configuration
                ModeSel:
                    CMP_MODE_OFF
                    CMP_MODE_RISING
                    CMP_MODE_FALLING
                    CMP_MODE_BOTH
                CheckPeriod:
                    CMP_PERIOD_30US
                    CMP_PERIOD_7_8125MS
                    CMP_PERIOD_125MS
                    CMP_PERIOD_250MS
                    CMP_PERIOD_500MS
                CheckNum:
                    CMP_CHKNUM_1~CMP_CHKNUM_16
  * @retval None
  */
void CMP_CountInit(uint32_t CMPx, CMP_CountTypeDef *InitStruct)
{
  uint32_t tmp;

  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));
  assert_parameters(IS_CMP_MODE(InitStruct->ModeSel));
  assert_parameters(IS_CMP_CHECKPERIOD(InitStruct->CheckPeriod));
  assert_parameters(IS_CMP_CHKNUM(InitStruct->CheckNum));

  /* CMP1 Configure */
  if (CMPx == CMP_1)
  {
    /*           Configure ModeSel            */
    tmp = ANA->CTRL;
    tmp &= ~ANA_CTRL_CMP1SEL;
    tmp |= (InitStruct->ModeSel << ANA_CTRL_CMP1SEL_Pos);
    ANA->CTRL = tmp;

    /*           Configure CheckPeriod/CheckNum            */
    tmp = ANA->CMPCTL;
    tmp &= ~(ANA_CMPCTL_CMP1_CHK_FRQ|ANA_CMPCTL_CMP1_CHK_NUM);
    tmp |= ((InitStruct->CheckPeriod << ANA_CMPCTL_CMP1_CHK_FRQ_Pos) | \
            (InitStruct->CheckNum << ANA_CMPCTL_CMP1_CHK_NUM_Pos));
    ANA->CMPCTL = tmp;
  }
  /* CMP2 Configure */
  else
  {
    /*           Configure ModeSel            */
    tmp = ANA->CTRL;
    tmp &= ~ANA_CTRL_CMP2SEL;
    tmp |= (InitStruct->ModeSel << ANA_CTRL_CMP2SEL_Pos);
    ANA->CTRL = tmp;

    /*           Configure CheckPeriod/CheckNum            */
    tmp = ANA->CMPCTL;
    tmp &= ~(ANA_CMPCTL_CMP2_CHK_FRQ|ANA_CMPCTL_CMP2_CHK_NUM);
    tmp |= ((InitStruct->CheckPeriod << ANA_CMPCTL_CMP2_CHK_FRQ_Pos) | \
            (InitStruct->CheckNum << ANA_CMPCTL_CMP2_CHK_NUM_Pos));
    ANA->CMPCTL = tmp;
  }
}

/**
  * @brief  Fill each CMP_CountTypeDef member with its default value.
  * @param  InitStruct: pointer to an CMP_CountTypeDef structure which will be initialized.
  * @retval None
  */
void CMP_CountStructInit(CMP_CountTypeDef *InitStruct)
{
  InitStruct->ModeSel = CMP_MODE_OFF;
  InitStruct->CheckPeriod = CMP_PERIOD_30US;
  InitStruct->CheckNum = CMP_CHKNUM_1;
}

/**
  * @brief  Initializes Comparator interrupt.
  * @param  CMPx:
                CMP_1
                CMP_2
            InitStruct: Comparator configuration
                INTNumSel:
                    CMP_INTNUM_EVERY
                    CMP_INTNUM_1
                SubSel:
                     CMP_COUNT_NOSUB
                     CMP_COUNT_SUB
                THRNum:0~65535
  * @retval None
  */
void CMP_INTInit(uint32_t CMPx, CMP_INTTypeDef *InitStruct)
{
  uint32_t tmp;

  /* Check parameters */
  assert_parameters(IS_CMP(CMPx)); 
  assert_parameters(IS_CMP_INTNUM(InitStruct->INTNumSel));
  assert_parameters(IS_CMP_COUNT(InitStruct->SubSel));
  assert_parameters(IS_CMP_THRNUM(InitStruct->THRNum));

  /* CMP1 Configure */
  if (CMPx == CMP_1)
  {
    /*           Configure INTNumSel/SubSel            */
    tmp = ANA->CMPCTL;
    tmp &= ~(ANA_CMPCTL_CMP1_THR_EN|ANA_CMPCTL_CMP1_INT_MASK_EN);
    tmp |= ((InitStruct->SubSel << ANA_CMPCTL_CMP1_THR_EN_Pos)       | \
            (InitStruct->INTNumSel << ANA_CMPCTL_CMP1_INT_MASK_EN_Pos));
    ANA->CMPCTL = tmp;

    /*           Configure THRNum            */
    tmp = ANA->CMPTHR;
    tmp &= ~ANA_CMPTHR_CMP1_THR;
    tmp |= (InitStruct->THRNum << ANA_CMPTHR_CMP1_THR_Pos);
    ANA->CMPTHR = tmp;
  }
  /* CMP2 Configure */
  else
  {
    /*           Configure INTNumSel/SubSel            */
    tmp = ANA->CMPCTL;
    tmp &= ~(ANA_CMPCTL_CMP2_THR_EN|ANA_CMPCTL_CMP2_INT_MASK_EN);
    tmp |= ((InitStruct->SubSel << ANA_CMPCTL_CMP2_THR_EN_Pos)       | \
            (InitStruct->INTNumSel << ANA_CMPCTL_CMP2_INT_MASK_EN_Pos));
    ANA->CMPCTL = tmp;

    /*           Configure THRNum            */
    tmp = ANA->CMPTHR;
    tmp &= ~ANA_CMPTHR_CMP2_THR;
    tmp |= (InitStruct->THRNum << ANA_CMPTHR_CMP2_THR_Pos);
    ANA->CMPTHR = tmp;
  }
}

/**
  * @brief  Fills each CMP_INTTypeDef member with its default value.
  * @param  InitStruct: pointer to an CMP_INTTypeDef structure which will be initialized.
  * @retval None
  */
void CMP_INTStructInit(CMP_INTTypeDef *InitStruct)
{
  InitStruct->INTNumSel = CMP_INTNUM_EVERY;
  InitStruct->SubSel = CMP_COUNT_NOSUB;
  InitStruct->THRNum = 0;
}

/**
  * @brief  Initializes Comparator Output IO.
  * @param  CMPx:
                CMP_1
                CMP_2
            InitStruct: Comparator configuration
                DebSel:
                    CMP_OUTPUT_DEB
                    CMP_OUTPUT_NODEB
                OutputSel:
                    ENABLE
                    DISABLE
  * @retval None
  */
void CMP_OutputInit(uint32_t CMPx, CMP_OutputTypeDef *InitStruct)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));
  assert_parameters(IS_CMP_OUTPUTDEB(InitStruct->DebSel));
  assert_parameters(IS_FUNCTIONAL_STATE(InitStruct->OutputSel)); 

  /* CMP1 Configure */
  if (CMPx == CMP_1)
  {
    ANA->CMPCTL &= ~ANA_CMPCTL_CMP1_IO_NODEB;
    ANA->CMPCTL |= (InitStruct->DebSel << ANA_CMPCTL_CMP1_IO_NODEB_Pos);

    GPIOAF->IOE_SEL &= ~GPIOAF_IOE_SEL_SEL7;
    GPIOAF->IOE_SEL |= (InitStruct->OutputSel << GPIOAF_IOE_SEL_SEL7_Pos);
  }
  /* CMP2 Configure */
  else
  {
    ANA->CMPCTL &= ~ANA_CMPCTL_CMP2_IO_NODEB;
    ANA->CMPCTL |= (InitStruct->DebSel << ANA_CMPCTL_CMP2_IO_NODEB_Pos);

    GPIOA->SEL &= ~GPIOA_SEL_SEL6;
    GPIOA->SEL |= (InitStruct->OutputSel << GPIOA_SEL_SEL6_Pos);
  }
}

/**
  * @brief  Fills each CMP_OutputTypeDef member with its default value.
  * @param  InitStruct: pointer to an CMP_OutputTypeDef structure which will be initialized.
  * @retval None
  */
void CMP_OutputStructInit(CMP_OutputTypeDef *InitStruct)
{
  InitStruct->DebSel = CMP_OUTPUT_DEB;
  InitStruct->OutputSel = DISABLE;
}

/**
  * @brief  Gets comparator count value.
  * @param  CMPx:
                 CMP_1
                 CMP_2
  * @retval Comparator count value.
  */
uint32_t CMP_GetCNTValue(uint32_t CMPx)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));

  if (CMPx == CMP_1)
  {
    return ANA->CMPCNT1;
  }
  else
  {
    return ANA->CMPCNT2;
  }
}

/**
  * @brief  Clears comparator counter value.
  * @param  CMPx:
                 CMP_1
                 CMP_2
  * @retval None
  */
void CMP_ClearCNTValue(uint32_t CMPx)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));

  if (CMPx == CMP_1)
  {
    ANA->CMPCNT1 = 0;
  }
  else
  {
    ANA->CMPCNT2 = 0;
  }
}

/**
  * @brief  Enables or disables Comparator.
  * @param  CMPx:
                 CMP_1
                 CMP_2
            NewState: 
                ENABLE
                DISABLE
  * @retval None
  */
void CMP_Cmd(uint32_t CMPx, uint32_t NewState)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));
  assert_parameters(IS_FUNCTIONAL_STATE(NewState)); 

  if (CMPx == CMP_1)
  {
    ANA->REG3 &= ~ANA_REG3_CMP1PDN;
    ANA->REG3 |= (NewState << ANA_REG3_CMP1PDN_Pos);
  }
  else
  {
    ANA->REG3 &= ~ANA_REG3_CMP2PDN;
    ANA->REG3 |= (NewState << ANA_REG3_CMP2PDN_Pos);
  }
}

/**
  * @brief  Gets comparator output level
  * @param  None
  * @retval Output of comparator
  */
uint8_t CMP_GetOutputValue(uint32_t CMPx)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));

  if (CMPx == CMP_1)
  {
    return ((ANA->CMPOUT & ANA_CMPOUT_CMP1) >> ANA_CMPOUT_CMP1_Pos);
  }
  else
  {
    return ((ANA->CMPOUT & ANA_CMPOUT_CMP2) >> ANA_CMPOUT_CMP2_Pos);
  }
}

/**
  * @brief  Enables or disables Comparator interrupt.
  * @param  CMPx:
  *              CMP_1
  *              CMP_2
  *         NewState: 
  *             ENABLE
  *             DISABLE
  * @retval None
  */
void CMP_INTConfig(uint32_t CMPx, uint32_t NewState)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));

  if (CMPx == CMP_1)
  {
    ANA->INTEN &= ~ANA_INTEN_INTEN2;
    ANA->INTEN |= (NewState<<ANA_INTEN_INTEN2_Pos);
  }
  else
  {
    ANA->INTEN &= ~ANA_INTEN_INTEN3;
    ANA->INTEN |= (NewState<<ANA_INTEN_INTEN3_Pos);
  }
}

/**
  * @brief  Gets comparator interrupt flag status.
  * @param  CMPx:
  *              CMP_1
  *              CMP_2
  * @retval flag status
  *              0: status not set
  *              1: status set
  */
uint8_t CMP_GetINTStatus(uint32_t CMPx)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));
  
  if (CMPx == CMP_1)
  {
    return ((ANA->INTSTS & ANA_INTSTS_INTSTS2) >> ANA_INTSTS_INTSTS2_Pos);
  }
  else
  {
    return ((ANA->INTSTS & ANA_INTSTS_INTSTS3) >> ANA_INTSTS_INTSTS3_Pos);
  }
}

/**
  * @brief  Clears comparator interrupt flag.
  * @param  CMPx:
  *              CMP_1
  *              CMP_2
  * @retval None
  */
void CMP_ClearINTStatus(uint32_t CMPx)
{
  /* Check parameters */
  assert_parameters(IS_CMP(CMPx));
  
  if (CMPx == CMP_1)
  {
    ANA->INTSTS = ANA_INTSTS_INTSTS2;
  }
  else
  {
    ANA->INTSTS = ANA_INTSTS_INTSTS3;
  }
}

/*********************************** END OF FILE ******************************/