summaryrefslogtreecommitdiff
path: root/bsp/airm2m/air105/libraries/HAL_Driver/Inc/io_map.h
blob: 4c231d3d70e63b02e744c72d6184abc22adadbd1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
/*
 * Copyright (c) 2022 OpenLuat & AirM2M
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of
 * this software and associated documentation files (the "Software"), to deal in
 * the Software without restriction, including without limitation the rights to
 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
 * the Software, and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef __IO_MAP_H__
#define __IO_MAP_H__
#define DBG_UART_TX_PIN HAL_GPIO_1
#define DBG_UART_TX_AF  0

#define DBG_UART_RX_PIN HAL_GPIO_0
#define DBG_UART_RX_AF  0

//#define FLASH_SPI_TX_PORT GPIOB
//#define FLASH_SPI_TX_PIN LL_GPIO_PIN_5
//#define FLASH_SPI_TX_AF   LL_GPIO_AF_5
//#define FLASH_SPI_RX_PORT GPIOB
//#define FLASH_SPI_RX_PIN LL_GPIO_PIN_4
//#define FLASH_SPI_RX_AF   LL_GPIO_AF_5
//#define FLASH_SPI_CLK_PORT GPIOB
//#define FLASH_SPI_CLK_PIN LL_GPIO_PIN_3
//#define FLASH_SPI_CLK_AF  LL_GPIO_AF_5
//#define FLASH_SPI_CS_PORT GPIOE
//#define FLASH_SPI_CS_PIN LL_GPIO_PIN_2
//#define FLASH_SPI_CS_AF   LL_GPIO_AF_0
//
//
//#define UART2_TX_PORT GPIOA
//#define UART2_TX_PIN LL_GPIO_PIN_9
//#define UART2_TX_AF   LL_GPIO_AF_7
//#define UART2_RX_PORT GPIOA
//#define UART2_RX_PIN LL_GPIO_PIN_9
//#define UART2_RX_AF   LL_GPIO_AF_7
//
//#define UART3_TX_PORT GPIOA
//#define UART3_TX_PIN LL_GPIO_PIN_9
//#define UART3_TX_AF   LL_GPIO_AF_7
//#define UART3_RX_PORT GPIOA
//#define UART3_RX_PIN LL_GPIO_PIN_9
//#define UART3_RX_AF   LL_GPIO_AF_7

#endif