blob: 02f76ae36181204605b622c5df334e18a3438d37 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
#include <sunxi_hal_common.h>
#include <hal_clk.h>
#include <hal_prcm.h>
void hal_clock_init(void)
{
ccu_init();
}
hal_clk_status_t hal_clk_set_parent(hal_clk_id_t clk, hal_clk_id_t parent)
{
return ccu_set_mclk_src(clk, parent) == OK ?
HAL_CLK_STATUS_OK :
HAL_CLK_STATUS_INVALID_PARAMETER;
}
hal_clk_id_t hal_clk_get_parent(hal_clk_id_t clk)
{
return ccu_get_mclk_src(clk);
}
u32 hal_clk_recalc_rate(hal_clk_id_t clk)
{
return ccu_get_sclk_freq(clk);
}
u32 hal_clk_round_rate(hal_clk_id_t clk, u32 rate)
{
/* TODO */
return HAL_CLK_RATE_UNINITIALIZED;
}
u32 hal_clk_get_rate(hal_clk_id_t clk)
{
return ccu_get_sclk_freq(clk);
}
hal_clk_status_t hal_clk_set_rate(hal_clk_id_t clk, u32 rate)
{
return ccu_set_sclk_freq(clk, rate) == OK ?
HAL_CLK_STATUS_OK :
HAL_CLK_STATUS_INVALID_PARAMETER;
}
hal_clk_status_t hal_clock_is_enabled(hal_clk_id_t clk)
{
/* FIXME: always return disabled */
return HAL_CLK_STATUS_DISABLED;
}
hal_clk_status_t hal_clock_enable(hal_clk_id_t clk)
{
if (ccu_set_mclk_reset(clk, CCU_CLK_NRESET) != OK)
return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
if (ccu_set_mclk_onoff(clk, CCU_CLK_ON) != OK)
return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
return HAL_CLK_STATUS_OK;
}
hal_clk_status_t hal_clock_disable(hal_clk_id_t clk)
{
if (ccu_set_mclk_onoff(clk, CCU_CLK_OFF) != OK)
return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
if (ccu_set_mclk_reset(clk, CCU_CLK_RESET) != OK)
return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
return HAL_CLK_STATUS_OK;
}
|
