1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
|
/* Copyright (c) 2019-2025 Allwinner Technology Co., Ltd. ALL rights reserved.
* Allwinner is a trademark of Allwinner Technology Co.,Ltd., registered in
* the the People's Republic of China and other countries.
* All Allwinner Technology Co.,Ltd. trademarks are used with permission.
* DISCLAIMER
* THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT.
* IF YOU NEED TO INTEGRATE THIRD PARTY’S TECHNOLOGY (SONY, DTS, DOLBY, AVS OR MPEGLA, ETC.)
* IN ALLWINNERS’SDK OR PRODUCTS, YOU SHALL BE SOLELY RESPONSIBLE TO OBTAIN
* ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES.
* ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS
* COVERED UNDER ANY REQUIRED THIRD PARTY LICENSE.
* YOU ARE SOLELY RESPONSIBLE FOR YOUR USAGE OF THIRD PARTY’S TECHNOLOGY.
* THIS SOFTWARE IS PROVIDED BY ALLWINNER"AS IS" AND TO THE MAXIMUM EXTENT
* PERMITTED BY LAW, ALLWINNER EXPRESSLY DISCLAIMS ALL WARRANTIES OF ANY KIND,
* WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING WITHOUT LIMITATION REGARDING
* THE TITLE, NON-INFRINGEMENT, ACCURACY, CONDITION, COMPLETENESS, PERFORMANCE
* OR MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
* IN NO EVENT SHALL ALLWINNER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS, OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __PWM_SUN8IW18_H__
#define __PWM_SUN8IW18_H__
#include <hal_gpio.h>
/*****************************************************************************
* define register offset
*****************************************************************************/
#define PWM_BASE 0x0300a000UL
#define PWM_PIER 0x00 /*PWM IRQ enable register 0x00*/
#define PWM_PISR 0x04 /*PWM IRQ status register 0x04*/
#define PWM_CIER 0x10 /*PWM capture IRQ enable register 0x10*/
#define PWM_CISR 0X14 /*PWM capture IRQ status register 0X14*/
#define PWM_PCCR_BASE 0x20
#define PWM_PCCR01 0x20 /*PWM01 clock configuration register*/
#define PWM_PCCR23 0x24 /*PWM23 clock configuration register */
#define PWM_PCCR45 0x28 /*PWM45 clock configuration register */
#define PWM_PCCR67 0x2C /*PWM67 clock configuration register */
#define PWM_PCCR8 0x300 /*PWM8 clock configuration register */
#define PWM_PCGR 0X20 /*PWM CLOCK Gating Register 0X40*/
#define PWM_PDZCR_BASE 0X60
#define PWM_PDZCR01 0X60 /*PWM01 Dead Zone Contol Register 0X60*/
#define PWM_PDZCR23 0X64 /*PWM23 Dead Zone Contol Register 0X64*/
#define PWM_PDZCR45 0X68 /*PWM45 Dead Zone Contol Register 0X68*/
#define PWM_PDZCR67 0X6C /*PWM67 Dead Zone Contol Register 0X6C*/
#define PWM_PDZCR89 0X70 /*PWM89 Dead Zone Contol Register 0X70*/
#define PWM_PER 0x40 /*enable register 0x80*/
#define PWM_PGR0 0X90 /*PWM Group0 Register 0X90*/
#define PWM_PGR1 0X94 /*PWM Group0 Register 0X94*/
#define PWM_CER 0x44 /*PWM Capture Enable Register */
#define PWM_PCR 0x60/*PWM Contorl Register */
/* offset: 0x0100+0x0000+N*0x0020 N=0~8 */
#define PWM_VR 0x50/*PWM Version Register */
#define PWM_PPR (0x0060 + 0x0004)/*PWM Period Register */
/* offset: 0x0100+0x00004+N*0x0020 N=0~8 */
#define PWM_PCNTR (0x0060 + 0x0008)/*PWM Counter Register */
/* offset: 0x0100+0x0008+N*0x0020 N=0~8 */
#define PWM_PPCNTR (0x0060 + 0x000c)/*PWM Pulse Counter Register */
/* offset: 0x0100+0x000c+N*0x0020 N=0~8 */
#define PWM_CCR (0x0060 + 0x000c)/*Capture Control Register */
/* offset: 0x0100+0x0010+N*0x0020 N=0~8 */
#define PWM_CRLR (0x0060 + 0x0010)/*Capture RIse Lock Register */
/* offset: 0x0100+0x0014+N*0x0020 N=0~8 */
#define PWM_CFLR (0x0060 + 0x0014)/*Capture Control Register */
/* offset: 0x0100+0x0018+N*0x0020 N=0~8 */
/*****************************************************************************
* define PWM SET
*****************************************************************************/
#define PWM_CLK_SRC_SHIFT 0x7
#define PWM_CLK_SRC_WIDTH 0x2
#define PWM_DIV_M_SHIFT 0x0
#define PWM_DIV_M_WIDTH 0x4
#define PWM_PRESCAL_SHIFT 0x0
#define PWM_PRESCAL_WIDTH 0x8
#define PWM_ACTIVE_CYCLES_SHIFT 0x0
#define PWM_ACTIVE_CYCLES_WIDTH 0x10
#define PWM_PERIOD_SHIFT 0x10
#define PWM_PERIOD_WIDTH 0x10
#define PWM_CLK_GATING_SHIFT 0x4
#define PWM_CLK_GATING_WIDTH 0x1
#define PWM_EN_CONTROL_SHIFT 0x0
#define PWM_EN_CONTORL_WIDTH 0x1
#define PWM_ACT_STA_SHIFT 0x8
#define PWM_ACT_STA_WIDTH 0x1
#define PWM_NUM 8
#define SUNXI_PWM_CLK_TYPE HAL_CLK_PERIPH
#define SUNXI_PWM_CLK_ID HAL_CLK_PERIPH_PWM
#define SUNXI_PWM_RESET_TYPE HAL_SUNXI_RESET
#define SUNXI_PWM_RESET_ID 0
/*****************************************************************************
* define gpio
*****************************************************************************/
typedef struct pwm_gpio_t
{
gpio_pin_t pwm_pin;
int pwm_function;
} pwm_gpio_t;
static pwm_gpio_t pwm_gpio[PWM_NUM] =
{
{
.pwm_pin = GPIO_PB0,
.pwm_function = 3,
},
{
.pwm_pin = GPIO_PB1,
.pwm_function = 3,
},
{
.pwm_pin = GPIO_PB2,
.pwm_function = 3,
},
{
.pwm_pin = GPIO_PB3,
.pwm_function = 3,
},
{
.pwm_pin = GPIO_PB4,
.pwm_function = 3,
},
{
.pwm_pin = GPIO_PB5,
.pwm_function = 3,
},
{
.pwm_pin = GPIO_PB6,
.pwm_function = 3,
},
{
.pwm_pin = GPIO_PB7,
.pwm_function = 3,
},
};
#endif /* __PWM-SUN8IW18_H__ */
|
