blob: f45e86bbf04d0842b8cd1ae8bcdffa1a8570be75 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
#ifndef __MMC_SUN8IW19_H__
#define __MMC_SUN8IW19_H__
#include <hal_gpio.h>
//#define SDC_FPGA
#define SMC0_BASE (0x04020000)
#define SMC1_BASE (0x04021000)
#define SDC_CCM_BASE (0x2001000)
#define SDC_GPIO_BASE (0x2000000)
#define __GIC_SRC_MMC0 56 // (78)
#define __GIC_SRC_MMC1 57 // (79)
#define __GIC_SRC_MMC2 58 // (80)
#define SDC0_IRQn __GIC_SRC_MMC0
#define SDC1_IRQn __GIC_SRC_MMC1
#define SDMMC_MUXSEL 2
#define SDMMC_DRVSEL 3
#define SDMMC_PULL GPIO_PULL_DOWN_DISABLE
#define SDC_PLL_CLK (600*1000*1000)
/*sdc0 pin*/
#define SDC0_NUM 6
#define SDC0_CLK GPIO_PF2
#define SDC0_CMD GPIO_PF3
#define SDC0_D0 GPIO_PF1
#define SDC0_D1 GPIO_PF0
#define SDC0_D2 GPIO_PF5
#define SDC0_D3 GPIO_PF4
#define SDC0_DET GPIO_PF6
/*sdc1 pin*/
#define SDC1_NUM 3
#define SDC1_CLK GPIO_PG0
#define SDC1_CMD GPIO_PG1
#define SDC1_D0 GPIO_PG2
// #define SDC1_D1 GPIO_PG3
// #define SDC1_D2 GPIO_PG4
// #define SDC1_D3 GPIO_PG5
#define SDC_DES_ADDR_SHIFT (2)
#endif
|
