summaryrefslogtreecommitdiff
path: root/bsp/allwinner/libraries/sunxi-hal/hal/source/sdmmc/platform/mmc_sun8iw18p1.h
blob: a56d7d99cc3fbf5d5780c9d3219f6693a740ec1d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
#ifndef __MMC_SUN8IW18_H__
#define __MMC_SUN8IW18_H__

#include <hal_gpio.h>

#define SMC0_BASE                       (0x04020000)
#define SMC1_BASE                       (0x04021000)

#define SDC_CCM_BASE                    (0x3001000)
#define SDC_GPIO_BASE                   (0x300b000)

#define __GIC_SRC_MMC0        GIC_SRC_SPI(46) // (78)
#define __GIC_SRC_MMC1        GIC_SRC_SPI(74) // (106)

#define  SDC0_IRQn  __GIC_SRC_MMC0
#define  SDC1_IRQn  __GIC_SRC_MMC1

#define SDMMC_MUXSEL 2
#define SDMMC_DRVSEL 3
#define SDMMC_PULL GPIO_PULL_DOWN_DISABLE

/*sdc0 pin*/
#define SDC0_NUM 6
#define SDC0_CLK    GPIO_PF2
#define SDC0_CMD    GPIO_PF3
#define SDC0_D0    GPIO_PF1
#define SDC0_D1    GPIO_PF0
#define SDC0_D2    GPIO_PF5
#define SDC0_D3    GPIO_PF4
#define SDC0_DET    GPIO_PF6

/*sdc1 pin*/
#define SDC1_NUM 6
#define SDC1_CLK    GPIO_PG0
#define SDC1_CMD    GPIO_PG1
#define SDC1_D0    GPIO_PG2
#define SDC1_D1    GPIO_PG3
#define SDC1_D2    GPIO_PG4
#define SDC1_D3    GPIO_PG5

#endif