1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
|
/*
* Copyright (c) 2006-2021, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2024-07-31 shelton first version
*/
#ifndef __I2C_CONFIG_H__
#define __I2C_CONFIG_H__
#include <rtthread.h>
#include "dma_config.h"
#ifdef __cplusplus
extern "C" {
#endif
#define HWI2C_OWN_ADDRESS 0x0
#define I2C1_EVT_IRQHandler I2C1_EVT_IRQHandler
#define I2C1_ERR_IRQHandler I2C1_ERR_IRQHandler
#define I2C2_EVT_IRQHandler I2C2_EVT_IRQHandler
#define I2C2_ERR_IRQHandler I2C2_ERR_IRQHandler
#define I2C3_EVT_IRQHandler I2C3_EVT_IRQHandler
#define I2C3_ERR_IRQHandler I2C3_ERR_IRQHandler
#ifdef BSP_USING_HARD_I2C1
#define I2C1_CONFIG \
{ \
.i2c_x = I2C1, \
.i2c_name = "hwi2c1", \
.timing = 100000, \
.ev_irqn = I2C1_EVT_IRQn, \
.er_irqn = I2C1_ERR_IRQn, \
}
#endif /* BSP_USING_HARD_I2C1 */
#ifdef BSP_I2C1_RX_USING_DMA
#define I2C1_RX_DMA_CONFIG \
{ \
.dma_channel = I2C1_RX_DMA_CHANNEL, \
.dma_clock = I2C1_RX_DMA_CLOCK, \
.dma_irqn = I2C1_RX_DMA_IRQ, \
}
#endif /* BSP_I2C1_RX_USING_DMA */
#ifdef BSP_I2C1_TX_USING_DMA
#define I2C1_TX_DMA_CONFIG \
{ \
.dma_channel = I2C1_TX_DMA_CHANNEL, \
.dma_clock = I2C1_TX_DMA_CLOCK, \
.dma_irqn = I2C1_TX_DMA_IRQ, \
}
#endif /* BSP_I2C1_TX_USING_DMA */
#ifdef BSP_USING_HARD_I2C2
#define I2C2_CONFIG \
{ \
.i2c_x = I2C2, \
.i2c_name = "hwi2c2", \
.timing = 100000, \
.ev_irqn = I2C2_EVT_IRQn, \
.er_irqn = I2C2_ERR_IRQn, \
}
#endif /* BSP_USING_HARD_I2C2 */
#ifdef BSP_I2C2_RX_USING_DMA
#define I2C2_RX_DMA_CONFIG \
{ \
.dma_channel = I2C2_RX_DMA_CHANNEL, \
.dma_clock = I2C2_RX_DMA_CLOCK, \
.dma_irqn = I2C2_RX_DMA_IRQ, \
}
#endif /* BSP_I2C2_RX_USING_DMA */
#ifdef BSP_I2C2_TX_USING_DMA
#define I2C2_TX_DMA_CONFIG \
{ \
.dma_channel = I2C2_TX_DMA_CHANNEL, \
.dma_clock = I2C2_TX_DMA_CLOCK, \
.dma_irqn = I2C2_TX_DMA_IRQ, \
}
#endif /* BSP_I2C2_TX_USING_DMA */
#ifdef BSP_USING_HARD_I2C3
#define I2C3_CONFIG \
{ \
.i2c_x = I2C3, \
.i2c_name = "hwi2c3", \
.timing = 100000, \
.ev_irqn = I2C3_EVT_IRQn, \
.er_irqn = I2C3_ERR_IRQn, \
}
#endif /* BSP_USING_HARD_I2C3 */
#ifdef BSP_I2C3_RX_USING_DMA
#define I2C3_RX_DMA_CONFIG \
{ \
.dma_channel = I2C3_RX_DMA_CHANNEL, \
.dma_clock = I2C3_RX_DMA_CLOCK, \
.dma_irqn = I2C3_RX_DMA_IRQ, \
}
#endif /* BSP_I2C3_RX_USING_DMA */
#ifdef BSP_I2C3_TX_USING_DMA
#define I2C3_TX_DMA_CONFIG \
{ \
.dma_channel = I2C3_TX_DMA_CHANNEL, \
.dma_clock = I2C3_TX_DMA_CLOCK, \
.dma_irqn = I2C3_TX_DMA_IRQ, \
}
#endif /* BSP_I2C3_TX_USING_DMA */
#ifdef __cplusplus
}
#endif
#endif /*__I2C_CONFIG_H__ */
|
