1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
|
/*
* Copyright (C) 2018 Shanghai Eastsoft Microelectronics Co., Ltd.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* Change Logs:
* Date Author Notes
* 2019-04-03 wangyq the first version
* 2019-11-01 wangyq update libraries
* 2021-04-20 liuhy the second version
*/
#include <rthw.h>
#include <rtthread.h>
#include <rtdevice.h>
#include "board.h"
#include "drv_adc.h"
#ifdef RT_USING_ADC
/* define adc instance */
#ifdef BSP_USING_ADC0
static struct rt_adc_device _device_adc0;
#endif /*BSP_USING_ADC0*/
#ifdef BSP_USING_ADC1
static struct rt_adc_device _device_adc1;
#endif /*BSP_USING_ADC1*/
/* enable or disable adc */
static rt_err_t es32f3_adc_enabled(struct rt_adc_device *device, rt_int8_t channel, rt_bool_t enabled)
{
ald_adc_handle_t *_hadc = (ald_adc_handle_t *)device->parent.user_data;
RT_ASSERT(device != RT_NULL);
if (enabled)
{
ALD_ADC_ENABLE(_hadc); ;
}
else
{
ALD_ADC_DISABLE(_hadc);
}
return RT_EOK;
}
static ald_adc_channel_t es32f3_adc_get_channel(rt_uint32_t channel)
{
ald_adc_channel_t es32f3_channel;
ald_gpio_init_t gpio_initstruct;
/* Initialize ADC pin */
gpio_initstruct.mode = ALD_GPIO_MODE_CLOSE;
gpio_initstruct.pupd = ALD_GPIO_FLOATING;
gpio_initstruct.od = ALD_GPIO_PUSH_PULL;
gpio_initstruct.odrv = ALD_GPIO_OUT_DRIVE_NORMAL;
gpio_initstruct.flt = ALD_GPIO_FILTER_DISABLE;
gpio_initstruct.type = ALD_GPIO_TYPE_CMOS;
gpio_initstruct.func = ALD_GPIO_FUNC_0;
/* select gpio pin as adc function */
switch (channel)
{
case 0:
es32f3_channel = ALD_ADC_CHANNEL_0;
ald_gpio_init(ES_GPIO_ADC_CH0_GPIO, ES_GPIO_ADC_CH0_PIN, &gpio_initstruct);
break;
case 1:
es32f3_channel = ALD_ADC_CHANNEL_1;
ald_gpio_init(ES_GPIO_ADC_CH1_GPIO, ES_GPIO_ADC_CH1_PIN, &gpio_initstruct);
break;
case 2:
es32f3_channel = ALD_ADC_CHANNEL_2;
ald_gpio_init(ES_GPIO_ADC_CH2_GPIO, ES_GPIO_ADC_CH2_PIN, &gpio_initstruct);
break;
case 3:
es32f3_channel = ALD_ADC_CHANNEL_3;
ald_gpio_init(ES_GPIO_ADC_CH3_GPIO, ES_GPIO_ADC_CH3_PIN, &gpio_initstruct);
break;
case 4:
es32f3_channel = ALD_ADC_CHANNEL_4;
ald_gpio_init(ES_GPIO_ADC_CH4_GPIO, ES_GPIO_ADC_CH4_PIN, &gpio_initstruct);
break;
case 5:
es32f3_channel = ALD_ADC_CHANNEL_5;
ald_gpio_init(ES_GPIO_ADC_CH5_GPIO, ES_GPIO_ADC_CH5_PIN, &gpio_initstruct);
break;
case 6:
es32f3_channel = ALD_ADC_CHANNEL_6;
ald_gpio_init(ES_GPIO_ADC_CH6_GPIO, ES_GPIO_ADC_CH6_PIN, &gpio_initstruct);
break;
case 7:
es32f3_channel = ALD_ADC_CHANNEL_7;
ald_gpio_init(ES_GPIO_ADC_CH7_GPIO, ES_GPIO_ADC_CH7_PIN, &gpio_initstruct);
break;
case 8:
es32f3_channel = ALD_ADC_CHANNEL_8;
ald_gpio_init(ES_GPIO_ADC_CH8_GPIO, ES_GPIO_ADC_CH8_PIN, &gpio_initstruct);
break;
case 9:
es32f3_channel = ALD_ADC_CHANNEL_9;
ald_gpio_init(ES_GPIO_ADC_CH9_GPIO, ES_GPIO_ADC_CH9_PIN, &gpio_initstruct);
break;
case 10:
es32f3_channel = ALD_ADC_CHANNEL_10;
ald_gpio_init(ES_GPIO_ADC_CH10_GPIO, ES_GPIO_ADC_CH10_PIN, &gpio_initstruct);
break;
case 11:
es32f3_channel = ALD_ADC_CHANNEL_11;
ald_gpio_init(ES_GPIO_ADC_CH11_GPIO, ES_GPIO_ADC_CH11_PIN, &gpio_initstruct);
break;
case 12:
es32f3_channel = ALD_ADC_CHANNEL_12;
ald_gpio_init(ES_GPIO_ADC_CH12_GPIO, ES_GPIO_ADC_CH12_PIN, &gpio_initstruct);
break;
case 13:
es32f3_channel = ALD_ADC_CHANNEL_13;
ald_gpio_init(ES_GPIO_ADC_CH13_GPIO, ES_GPIO_ADC_CH13_PIN, &gpio_initstruct);
break;
case 14:
es32f3_channel = ALD_ADC_CHANNEL_14;
ald_gpio_init(ES_GPIO_ADC_CH14_GPIO, ES_GPIO_ADC_CH14_PIN, &gpio_initstruct);
break;
case 15:
es32f3_channel = ALD_ADC_CHANNEL_15;
ald_gpio_init(ES_GPIO_ADC_CH15_GPIO, ES_GPIO_ADC_CH15_PIN, &gpio_initstruct);
break;
default:
break;
}
return es32f3_channel;
}
static rt_err_t es32f3_get_adc_value(struct rt_adc_device *device, rt_int8_t channel, rt_uint32_t *value)
{
ald_adc_handle_t *_hadc = (ald_adc_handle_t *)device->parent.user_data;
ald_adc_nch_conf_t nm_config;
RT_ASSERT(device != RT_NULL);
RT_ASSERT(value != RT_NULL);
/* config adc channel */
nm_config.ch = es32f3_adc_get_channel(channel);
nm_config.idx = ALD_ADC_NCH_IDX_1;
nm_config.samp = ES_ADC0_NCH_SAMPLETIME;
ald_adc_normal_channel_config(_hadc, &nm_config);
ald_adc_normal_start(_hadc);
if (ald_adc_normal_poll_for_conversion(_hadc, 5000) == ALD_OK)
*value = ald_adc_normal_get_value(_hadc);
return RT_EOK;
}
static const struct rt_adc_ops es32f3_adc_ops =
{
es32f3_adc_enabled,
es32f3_get_adc_value,
};
int rt_hw_adc_init(void)
{
ald_adc_handle_t _h_adc;
/* adc function initialization */
_h_adc.init.scan = ENABLE;
_h_adc.init.cont = DISABLE;
_h_adc.init.disc = ALD_ADC_ALL_DISABLE;
_h_adc.init.disc_nr = ALD_ADC_DISC_NR_1;
_h_adc.init.data_bit = ALD_ADC_CONV_BIT_12;
_h_adc.init.div = ALD_ADC_CKDIV_16;
_h_adc.init.nch_nr = ALD_ADC_NCH_NR_1;
_h_adc.init.nche_sel = ALD_ADC_NCHESEL_MODE_ALL;
_h_adc.init.cont = DISABLE;
_h_adc.init.n_ref = ALD_ADC_NEG_REF_VSS;
_h_adc.init.p_ref = ALD_ADC_POS_REF_VDD;
#ifdef BSP_USING_ADC0
static ald_adc_handle_t _h_adc0;
_h_adc0.init = _h_adc.init;
_h_adc0.perh = ADC;
_h_adc0.init.align = ES_ADC0_ALIGN;
_h_adc0.init.data_bit = ES_ADC0_DATA_BIT;
_h_adc0.init.div = ES_ADC0_CLK_DIV;
ALD_ADC_ENABLE(&_h_adc0);
ALD_ADC_DISABLE(&_h_adc0);
ald_adc_init(&_h_adc0);
rt_hw_adc_register(&_device_adc0, ES_DEVICE_NAME_ADC0, &es32f3_adc_ops, &_h_adc0);
#endif /*BSP_USING_ADC0*/
return RT_EOK;
}
INIT_BOARD_EXPORT(rt_hw_adc_init);
#endif
|
