1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
|
/*
* Copyright (C) 2022-2024, Xiaohua Semiconductor Co., Ltd.
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-04-28 CDT first version
* 2022-06-08 xiaoxiaolisunny add hc32f460 series
* 2022-06-14 CDT fix a bug of internal trigger
* 2024-02-20 CDT support HC32F448
* add function for associating with the dma
* 2026-05-27 CDT support HC32F4A2
* 2026-06-05 CDT support HC32F467
*/
#include <board.h>
#include <drivers/adc.h>
#include <drv_adc.h>
#include <drv_config.h>
#define DBG_TAG "drv.adc"
#define DBG_LVL DBG_INFO
#include <rtdbg.h>
#ifdef BSP_USING_ADC
typedef struct
{
struct rt_adc_device rt_adc;
CM_ADC_TypeDef *instance;
struct adc_dev_init_params init;
} adc_device;
#if defined(BSP_USING_ADC1) || defined(BSP_USING_ADC2) || defined(BSP_USING_ADC3)
enum
{
#ifdef BSP_USING_ADC1
ADC1_INDEX,
#endif
#ifdef BSP_USING_ADC2
ADC2_INDEX,
#endif
#ifdef BSP_USING_ADC3
ADC3_INDEX,
#endif
};
static adc_device _g_adc_dev_array[] = {
#ifdef BSP_USING_ADC1
{
{ 0 },
CM_ADC1,
ADC1_INIT_PARAMS,
},
#endif
#ifdef BSP_USING_ADC2
{
{ 0 },
CM_ADC2,
ADC2_INIT_PARAMS,
},
#endif
#ifdef BSP_USING_ADC3
{
{ 0 },
CM_ADC3,
ADC3_INIT_PARAMS,
},
#endif
};
static void _adc_internal_trigger0_set(adc_device *p_adc_dev)
{
uint32_t u32TriggerSel;
rt_bool_t is_internal_trig0_enabled = (p_adc_dev->init.hard_trig_src == ADC_HARDTRIG_EVT0 || p_adc_dev->init.hard_trig_src == ADC_HARDTRIG_EVT0_EVT1);
if (is_internal_trig0_enabled == RT_FALSE)
{
return;
}
switch ((rt_uint32_t)p_adc_dev->instance)
{
case (rt_uint32_t)CM_ADC1:
u32TriggerSel = AOS_ADC1_0;
break;
case (rt_uint32_t)CM_ADC2:
u32TriggerSel = AOS_ADC2_0;
break;
#if defined(HC32F472) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F448) || defined(HC32F4A8) || defined(HC32F334) || defined(HC32F467)
case (rt_uint32_t)CM_ADC3:
u32TriggerSel = AOS_ADC3_0;
break;
#endif
default:
break;
}
AOS_CommonTriggerCmd(u32TriggerSel, AOS_COMM_TRIG1, (en_functional_state_t)p_adc_dev->init.internal_trig0_comtrg0_enable);
AOS_CommonTriggerCmd(u32TriggerSel, AOS_COMM_TRIG2, (en_functional_state_t)p_adc_dev->init.internal_trig0_comtrg1_enable);
AOS_SetTriggerEventSrc(u32TriggerSel, p_adc_dev->init.internal_trig0_sel);
}
static void _adc_internal_trigger1_set(adc_device *p_adc_dev)
{
uint32_t u32TriggerSel;
rt_bool_t is_internal_trig1_enabled = (p_adc_dev->init.hard_trig_src == ADC_HARDTRIG_EVT1 || p_adc_dev->init.hard_trig_src == ADC_HARDTRIG_EVT0_EVT1);
if (is_internal_trig1_enabled == RT_FALSE)
{
return;
}
switch ((rt_uint32_t)p_adc_dev->instance)
{
case (rt_uint32_t)CM_ADC1:
u32TriggerSel = AOS_ADC1_1;
break;
case (rt_uint32_t)CM_ADC2:
u32TriggerSel = AOS_ADC2_1;
break;
#if defined(HC32F472) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F448) || defined(HC32F4A8) || defined(HC32F334) || defined(HC32F467)
case (rt_uint32_t)CM_ADC3:
u32TriggerSel = AOS_ADC3_1;
break;
#endif
default:
break;
}
AOS_CommonTriggerCmd(u32TriggerSel, AOS_COMM_TRIG1, (en_functional_state_t)p_adc_dev->init.internal_trig1_comtrg0_enable);
AOS_CommonTriggerCmd(u32TriggerSel, AOS_COMM_TRIG2, (en_functional_state_t)p_adc_dev->init.internal_trig1_comtrg1_enable);
AOS_SetTriggerEventSrc(u32TriggerSel, p_adc_dev->init.internal_trig1_sel);
}
static rt_err_t _adc_enable(struct rt_adc_device *device, rt_int8_t channel, rt_bool_t enabled)
{
adc_device *p_adc_dev = rt_container_of(device, adc_device, rt_adc);
ADC_ChCmd(p_adc_dev->instance, ADC_SEQ_A, channel, (en_functional_state_t)enabled);
/* user_data != NULL */
if (device->parent.user_data != RT_NULL)
{
struct adc_dev_priv_params *adc_dev_priv = device->parent.user_data;
if ((ADC_USING_EOCA_DMA_FLAG == adc_dev_priv->flag) && (adc_dev_priv->ops->dma_trig_config != RT_NULL))
{
adc_dev_priv->ops->dma_trig_config();
}
}
return 0;
}
static rt_err_t _adc_convert(struct rt_adc_device *device, rt_int8_t channel, rt_uint32_t *value)
{
rt_err_t rt_ret = -RT_ERROR;
rt_uint32_t timeCnt;
if (!value)
{
return -RT_EINVAL;
}
adc_device *p_adc_dev = rt_container_of(device, adc_device, rt_adc);
if (p_adc_dev->init.hard_trig_enable == RT_FALSE)
{
if (p_adc_dev->instance->STR == 0)
{
ADC_Start(p_adc_dev->instance);
}
uint32_t start_time = rt_tick_get();
do
{
if (ADC_GetStatus(p_adc_dev->instance, ADC_FLAG_EOCA) == SET)
{
ADC_ClearStatus(p_adc_dev->instance, ADC_FLAG_EOCA);
rt_ret = LL_OK;
break;
}
} while ((rt_tick_get() - start_time) < p_adc_dev->init.eoc_poll_time_max);
if (rt_ret == LL_OK)
{
/* Get any ADC value of sequence A channel that needed. */
*value = ADC_GetValue(p_adc_dev->instance, channel);
}
}
else if (p_adc_dev->init.hard_trig_enable == RT_TRUE)
{
/* DMA src/dest/tc... config; start/stop trigger */
if (p_adc_dev->init.adc_eoca_dma != RT_NULL)
{
if (p_adc_dev->rt_adc.parent.user_data != RT_NULL)
{
struct adc_dev_priv_params *adc_dev_priv = device->parent.user_data;
struct dma_config *adc_eoca_dma;
adc_eoca_dma = p_adc_dev->init.adc_eoca_dma;
if ((ADC_USING_EOCA_DMA_FLAG == adc_dev_priv->flag) && (adc_dev_priv->ops->dma_trig_start != RT_NULL))
{
DMA_ClearTransCompleteStatus(adc_eoca_dma->Instance, adc_eoca_dma->flag);
(void)DMA_SetTransCount(adc_eoca_dma->Instance, adc_eoca_dma->channel, 1U);
(void)DMA_SetSrcAddr(adc_eoca_dma->Instance, adc_eoca_dma->channel, (uint32_t)(&p_adc_dev->instance->DR0) + channel * 2);
(void)DMA_SetDestAddr(adc_eoca_dma->Instance, adc_eoca_dma->channel, (uint32_t)(value));
(void)DMA_ChCmd(adc_eoca_dma->Instance, adc_eoca_dma->channel, ENABLE);
adc_dev_priv->ops->dma_trig_start();
timeCnt = 0;
/* wait DMA transfer completed */
while (RESET == DMA_GetTransCompleteStatus(adc_eoca_dma->Instance, adc_eoca_dma->flag) && (timeCnt < p_adc_dev->init.eoc_poll_time_max))
{
rt_thread_mdelay(1);
timeCnt++;
}
if (timeCnt >= p_adc_dev->init.eoc_poll_time_max)
{
(void)DMA_ChCmd(adc_eoca_dma->Instance, adc_eoca_dma->channel, DISABLE);
rt_ret = -RT_ETIMEOUT;
}
else
{
rt_ret = LL_OK;
}
if (adc_dev_priv->ops->dma_trig_stop != RT_NULL)
{
adc_dev_priv->ops->dma_trig_stop();
}
}
}
}
}
return rt_ret;
}
static rt_uint8_t _adc_get_resolution(struct rt_adc_device *device)
{
rt_uint8_t resolution = 0;
rt_uint16_t accsel;
adc_device *p_adc_dev = rt_container_of(device, adc_device, rt_adc);
accsel = ADC_GetResolution(p_adc_dev->instance);
switch (accsel)
{
case ADC_RESOLUTION_12BIT:
resolution = 12;
break;
case ADC_RESOLUTION_10BIT:
resolution = 10;
break;
case ADC_RESOLUTION_8BIT:
resolution = 8;
break;
default:
break;
}
return resolution;
}
static rt_int16_t _adc_get_vref(struct rt_adc_device *device)
{
rt_int16_t vref = 0;
adc_device *p_adc_dev = rt_container_of(device, adc_device, rt_adc);
vref = p_adc_dev->init.vref;
return vref;
}
static struct rt_adc_ops _g_adc_ops = {
_adc_enable,
_adc_convert,
_adc_get_resolution,
_adc_get_vref
};
static void _adc_clock_enable(void)
{
#if defined(BSP_USING_ADC1)
FCG_Fcg3PeriphClockCmd(FCG3_PERIPH_ADC1, ENABLE);
#endif
#if defined(BSP_USING_ADC2)
FCG_Fcg3PeriphClockCmd(FCG3_PERIPH_ADC2, ENABLE);
#endif
#if defined(BSP_USING_ADC3)
FCG_Fcg3PeriphClockCmd(FCG3_PERIPH_ADC3, ENABLE);
#endif
}
static void hc32_adc_get_dma_info(void)
{
#ifdef BSP_ADC1_USING_DMA
static struct dma_config adc1_eoca_dma = ADC1_EOCA_DMA_CONFIG;
_g_adc_dev_array[ADC1_INDEX].init.adc_eoca_dma = &adc1_eoca_dma;
#endif
#ifdef BSP_ADC2_USING_DMA
static struct dma_config adc2_eoca_dma = ADC2_EOCA_DMA_CONFIG;
_g_adc_dev_array[ADC2_INDEX].init.adc_eoca_dma = &adc2_eoca_dma;
#endif
#ifdef BSP_ADC3_USING_DMA
static struct dma_config adc3_eoca_dma = ADC3_EOCA_DMA_CONFIG;
_g_adc_dev_array[ADC3_INDEX].init.adc_eoca_dma = &adc3_eoca_dma;
#endif
}
static void hc32_adc_dma_config(adc_device *p_adc_dev)
{
stc_dma_init_t stcDmaInit;
/* DMA/AOS FCG enable */
FCG_Fcg0PeriphClockCmd(p_adc_dev->init.adc_eoca_dma->clock, ENABLE);
(void)DMA_StructInit(&stcDmaInit);
stcDmaInit.u32BlockSize = 1UL;
stcDmaInit.u32TransCount = 1UL;
stcDmaInit.u32DataWidth = DMA_DATAWIDTH_16BIT;
stcDmaInit.u32SrcAddrInc = DMA_SRC_ADDR_FIX;
stcDmaInit.u32DestAddrInc = DMA_DEST_ADDR_FIX;
stcDmaInit.u32SrcAddr = (uint32_t)RT_NULL;
stcDmaInit.u32DestAddr = (uint32_t)RT_NULL;
if (LL_OK != DMA_Init(p_adc_dev->init.adc_eoca_dma->Instance, p_adc_dev->init.adc_eoca_dma->channel, &stcDmaInit))
{
rt_kprintf("[%s:%d]ADC DMA init error!\n", __func__, __LINE__);
}
AOS_SetTriggerEventSrc(p_adc_dev->init.adc_eoca_dma->trigger_select, p_adc_dev->init.adc_eoca_dma->trigger_event);
/* Clear DMA TC flag */
DMA_ClearTransCompleteStatus(p_adc_dev->init.adc_eoca_dma->Instance, p_adc_dev->init.adc_eoca_dma->flag);
/* Enable DMA unit */
DMA_Cmd(p_adc_dev->init.adc_eoca_dma->Instance, ENABLE);
}
extern rt_err_t rt_hw_board_adc_init(CM_ADC_TypeDef *ADCx);
int rt_hw_adc_init(void)
{
int ret = RT_EOK, i = 0;
stc_adc_init_t stcAdcInit = { 0 };
int32_t ll_ret = 0;
_adc_clock_enable();
hc32_adc_get_dma_info();
uint32_t dev_cnt = sizeof(_g_adc_dev_array) / sizeof(_g_adc_dev_array[0]);
for (; i < dev_cnt; i++)
{
ADC_DeInit(_g_adc_dev_array[i].instance);
/* Initializes ADC. */
stcAdcInit.u16Resolution = _g_adc_dev_array[i].init.resolution;
stcAdcInit.u16DataAlign = _g_adc_dev_array[i].init.data_align;
stcAdcInit.u16ScanMode = (_g_adc_dev_array[i].init.continue_conv_mode_enable) ? ADC_MD_SEQA_CONT : ADC_MD_SEQA_SINGLESHOT;
ll_ret = ADC_Init((void *)_g_adc_dev_array[i].instance, &stcAdcInit);
if (ll_ret != LL_OK)
{
ret = -RT_ERROR;
break;
}
ADC_TriggerCmd(_g_adc_dev_array[i].instance, ADC_SEQ_A, (en_functional_state_t)_g_adc_dev_array[i].init.hard_trig_enable);
ADC_TriggerConfig(_g_adc_dev_array[i].instance, ADC_SEQ_A, _g_adc_dev_array[i].init.hard_trig_src);
if (_g_adc_dev_array[i].init.adc_eoca_dma != RT_NULL)
{
hc32_adc_dma_config(&_g_adc_dev_array[i]);
}
if (_g_adc_dev_array[i].init.hard_trig_enable && _g_adc_dev_array[i].init.hard_trig_src != ADC_HARDTRIG_ADTRG_PIN)
{
_adc_internal_trigger0_set(&_g_adc_dev_array[i]);
_adc_internal_trigger1_set(&_g_adc_dev_array[i]);
}
rt_hw_board_adc_init((void *)_g_adc_dev_array[i].instance);
ret = rt_hw_adc_register(&_g_adc_dev_array[i].rt_adc,
(const char *)_g_adc_dev_array[i].init.name,
&_g_adc_ops, (void *)_g_adc_dev_array[i].instance);
if (ret != RT_EOK)
{
LOG_E("failed register %s, err=%d", _g_adc_dev_array[i].init.name, ret);
}
}
return ret;
}
INIT_DEVICE_EXPORT(rt_hw_adc_init);
#endif
#endif /* BSP_USING_ADC */
|
