1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
|
/*
* Copyright (C) 2022-2024, Xiaohua Semiconductor Co., Ltd.
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2023-06-15 CDT first version
* 2023-09-30 CDT Delete dma transmit interrupt
* 2024-02-28 CDT support HC32F448
* 2024-02-29 CDT Support multi line write/read
* 2024-04-18 CDT support HC32F472
* 2025-04-14 CDT support HC32F4A8
* 2026-05-27 CDT support HC32F4A2
* 2026-06-10 CDT support HC32F467
*/
/*******************************************************************************
* Include files
******************************************************************************/
#include <rtthread.h>
#include <rtdevice.h>
#if defined(RT_USING_QSPI)
#if defined(BSP_USING_QSPI)
#include "drv_qspi.h"
#include "board_config.h"
/*******************************************************************************
* Local type definitions ('typedef')
******************************************************************************/
/*******************************************************************************
* Local pre-processor symbols/macros ('#define')
******************************************************************************/
// #define DRV_DEBUG
#define LOG_TAG "drv.qspi"
#include <drv_log.h>
/* QSPI read/write function */
#define QSPI_READ_FUNC (0U)
#define QSPI_WRITE_FUNC (1U)
/* QSPI direct communication line */
#define QSPI_DIRECT_COMM_LINE_ONE (0U)
#define QSPI_DIRECT_COMM_LINE_MULTI (1U)
#define QSPI_BASE_BLK_SIZE (0x4000000UL)
#define QSPI_MAX_FLASH_ADDR (0xFC000000UL)
/* QSPI max division */
#define QSPI_MAX_DIV_VAL (0x3FU) /* Div64 */
/* QSPI read instruction */
#define QSPI_3LINE_STD_RD (0x03U)
#define QSPI_3LINE_FAST_RD (0x0BU)
#define QSPI_3LINE_DUAL_OUTPUT_FAST_RD (0x3BU)
#define QSPI_3LINE_DUAL_IO_FAST_RD (0xBBU)
#define QSPI_3LINE_QUAD_OUTPUT_FAST_RD (0x6BU)
#define QSPI_3LINE_QUAD_IO_FAST_RD (0xEBU)
#define QSPI_4LINE_STD_RD (0x13U)
#define QSPI_4LINE_FAST_RD (0x0CU)
#define QSPI_4LINE_DUAL_OUTPUT_FAST_RD (0x3CU)
#define QSPI_4LINE_DUAL_IO_FAST_RD (0xBCU)
#define QSPI_4LINE_QUAD_OUTPUT_FAST_RD (0x6CU)
#define QSPI_4LINE_QUAD_IO_FAST_RD (0xECU)
/*******************************************************************************
* Global variable definitions (declared in header file with 'extern')
******************************************************************************/
extern rt_err_t rt_hw_qspi_board_init(void);
/*******************************************************************************
* Local function prototypes ('static')
******************************************************************************/
static void qspi_err_irq_handler(void);
/*******************************************************************************
* Local variable definitions ('static')
******************************************************************************/
#ifndef BSP_QSPI_USING_SOFT_CS
static const uint8_t qspi_rom_cmd_list[] = {
QSPI_3LINE_STD_RD,
QSPI_3LINE_FAST_RD,
QSPI_3LINE_DUAL_OUTPUT_FAST_RD,
QSPI_3LINE_DUAL_IO_FAST_RD,
QSPI_3LINE_QUAD_OUTPUT_FAST_RD,
QSPI_3LINE_QUAD_IO_FAST_RD,
QSPI_4LINE_STD_RD,
QSPI_4LINE_FAST_RD,
QSPI_4LINE_DUAL_OUTPUT_FAST_RD,
QSPI_4LINE_DUAL_IO_FAST_RD,
QSPI_4LINE_QUAD_OUTPUT_FAST_RD,
QSPI_4LINE_QUAD_IO_FAST_RD,
};
#endif
struct rt_spi_bus spi_bus_obj;
struct hc32_qspi_bus qspi_bus_obj;
/*******************************************************************************
* Function implementation - global ('extern') and local ('static')
******************************************************************************/
static int hc32_qspi_init(struct rt_qspi_device *device, struct rt_qspi_configuration *qspi_cfg)
{
int result = RT_EOK;
uint32_t u32Cnt = 1;
uint32_t u32BusFreq;
stc_qspi_init_t stcQspiInit = QSPI_INIT_PARAMS;
RT_ASSERT(device != RT_NULL);
RT_ASSERT(qspi_cfg != RT_NULL);
struct rt_spi_configuration *cfg = &qspi_cfg->parent;
struct hc32_qspi_bus *qspi_bus = device->parent.bus->parent.user_data;
/* Get BUS clock */
u32BusFreq = CLK_GetBusClockFreq(CLK_BUS_HCLK);
while (cfg->max_hz < u32BusFreq / (u32Cnt + 1U))
{
if (++u32Cnt == QSPI_MAX_DIV_VAL) /* Div64 */
{
break;
}
}
stcQspiInit.u32ClockDiv = (u32Cnt << QSPI_CR_DIV_POS);
if (!(cfg->mode & RT_SPI_CPOL))
{
stcQspiInit.u32SpiMode = QSPI_SPI_MD0; /* QSPI MODE0 */
}
else
{
stcQspiInit.u32SpiMode = QSPI_SPI_MD3; /* QSPI MODE3 */
}
/* Enable qspi clock */
FCG_Fcg1PeriphClockCmd(qspi_bus->config->clock, ENABLE);
/* qspi port init */
rt_hw_qspi_board_init();
/* Init QSPI */
stcQspiInit.u32ReadMode = QSPI_RD_MD_STD_RD;
stcQspiInit.u32DummyCycle = QSPI_DUMMY_CYCLE4;
stcQspiInit.u32AddrWidth = QSPI_ADDR_WIDTH_24BIT;
(void)QSPI_Init(&stcQspiInit);
QSPI_SetWpPinLevel(QSPI_WP_PIN_LEVEL);
/* Enable error interrupt */
NVIC_EnableIRQ(qspi_bus->config->err_irq.irq_config.irq_num);
LOG_D("qspi init success!");
#ifdef BSP_QSPI_USING_DMA
struct dma_config *qspi_dma;
stc_dma_init_t stcDmaInit;
/* Get qspi dma */
qspi_dma = qspi_bus->config->dma_qspi;
/* Enable Dma clock */
FCG_Fcg0PeriphClockCmd(qspi_dma->clock, ENABLE);
/* Config Dma */
DMA_StructInit(&stcDmaInit);
stcDmaInit.u32DataWidth = DMA_DATAWIDTH_8BIT;
/* Init Dma */
if (LL_OK != DMA_Init(qspi_dma->Instance, qspi_dma->channel, &stcDmaInit))
{
return -RT_ERROR;
}
DMA_Cmd(qspi_dma->Instance, ENABLE);
#endif /* BSP_QSPI_USING_DMA */
return result;
}
#ifndef BSP_QSPI_USING_SOFT_CS
static int32_t hc32_qspi_search_rom_cmd(uint8_t u8Cmd)
{
uint32_t u32Cnt, u32ListLen;
u32ListLen = sizeof(qspi_rom_cmd_list);
for (u32Cnt = 0; u32Cnt < u32ListLen; u32Cnt++)
{
if (u8Cmd == qspi_rom_cmd_list[u32Cnt])
{
return LL_OK;
}
}
return LL_ERR;
}
#endif
static int32_t hc32_qspi_check_direct_comm_param(struct rt_qspi_message *message, uint8_t line)
{
if (QSPI_DIRECT_COMM_LINE_ONE == line)
{
if (message->instruction.qspi_lines > 1)
{
return LL_ERR_INVD_PARAM;
}
if (message->address.size != 0)
{
if ((message->address.qspi_lines > 1) || ((message->address.size % 8) != 0))
{
return LL_ERR_INVD_PARAM;
}
}
if (message->qspi_data_lines > 1)
{
return LL_ERR_INVD_PARAM;
}
if (0U != message->dummy_cycles)
{
if ((message->dummy_cycles < 3) || (message->dummy_cycles > 18) || (message->dummy_cycles % 8) != 0)
{
return LL_ERR_INVD_PARAM;
}
}
}
else
{
if ((message->instruction.qspi_lines > 2) && (message->instruction.qspi_lines != 4))
{
return LL_ERR_INVD_PARAM;
}
if (message->address.size != 0)
{
if (((message->address.qspi_lines > 2) && (message->address.qspi_lines != 4)) ||
((message->address.size % 8) != 0))
{
return LL_ERR_INVD_PARAM;
}
}
if ((message->qspi_data_lines > 2) && (message->qspi_data_lines != 4))
{
return LL_ERR_INVD_PARAM;
}
if ((0U != message->dummy_cycles) && ((message->dummy_cycles < 3) || (message->dummy_cycles > 18)))
{
return LL_ERR_INVD_PARAM;
}
if (0U != message->dummy_cycles)
{
if ((message->dummy_cycles < 3) || (message->dummy_cycles > 18))
{
return LL_ERR_INVD_PARAM;
}
}
}
return LL_OK;
}
static int32_t hc32_qspi_send_cmd(struct hc32_qspi_bus *qspi_bus, struct rt_qspi_message *message, uint8_t u8Func)
{
#ifndef BSP_QSPI_USING_SOFT_CS
uint32_t u32ReadMode = QSPI_RD_MD_STD_RD;
uint32_t u32DummyCycle = 0U;
uint32_t u32AddrWidth;
uint8_t u8Instr, u8CalcDummy = 0U;
#endif
RT_ASSERT(qspi_bus != RT_NULL);
RT_ASSERT(message != RT_NULL);
#ifndef BSP_QSPI_USING_SOFT_CS
CM_QSPI_TypeDef *qspi_instance = qspi_bus->config->Instance;
u8Instr = message->instruction.content;
if ((QSPI_READ_FUNC == u8Func) && (LL_OK == hc32_qspi_search_rom_cmd(u8Instr)))
{
if ((message->instruction.qspi_lines != 1) ||
((message->address.qspi_lines != 1) && (message->address.qspi_lines != 2) && (message->address.qspi_lines != 4)) ||
((message->qspi_data_lines != 1) && (message->qspi_data_lines != 2) && (message->qspi_data_lines != 4)))
{
return LL_ERR_INVD_PARAM;
}
if (((message->address.qspi_lines == 2) && ((message->qspi_data_lines == 1) || (message->qspi_data_lines == 4))) ||
((message->address.qspi_lines == 4) && ((message->qspi_data_lines == 1) || (message->qspi_data_lines == 2))))
{
return LL_ERR_INVD_PARAM;
}
if ((message->instruction.qspi_lines == 1) && (message->address.qspi_lines == 1) && (message->qspi_data_lines == 1))
{
if (message->dummy_cycles != 0)
{
u32ReadMode += 1U;
u8CalcDummy = 1U;
}
}
else
{
u8CalcDummy = 1U;
u32ReadMode = message->qspi_data_lines;
if (message->address.qspi_lines == message->qspi_data_lines)
{
u32ReadMode += 1U;
}
}
if (0U != u8CalcDummy)
{
if ((message->dummy_cycles < 3) || (message->dummy_cycles > 18))
{
return LL_ERR_INVD_PARAM;
}
u32DummyCycle = (message->dummy_cycles - 3) << QSPI_FCR_DMCYCN_POS;
}
if (message->address.size == 24)
{
u32AddrWidth = QSPI_ADDR_WIDTH_24BIT;
}
else
{
u32AddrWidth = QSPI_ADDR_WIDTH_32BIT_INSTR_32BIT;
}
/* configure register */
MODIFY_REG32(qspi_instance->FCR, (QSPI_FCR_DMCYCN | QSPI_FCR_FOUR_BIC | QSPI_FCR_AWSL),
(u32DummyCycle | u32AddrWidth));
QSPI_SetReadMode(u32ReadMode);
}
else
#endif
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifndef BSP_QSPI_USING_SOFT_CS
if (LL_OK != hc32_qspi_check_direct_comm_param(message, QSPI_DIRECT_COMM_LINE_ONE))
{
return LL_ERR_INVD_PARAM;
}
/* Set standard read mode */
QSPI_SetReadMode(QSPI_RD_MD_STD_RD);
#else
if (LL_OK != hc32_qspi_check_direct_comm_param(message, QSPI_DIRECT_COMM_LINE_MULTI))
{
return LL_ERR_INVD_PARAM;
}
/* Set custom read mode */
QSPI_SetReadMode(QSPI_RD_MD_CUSTOM_FAST_RD);
#endif
#elif defined(HC32F448) || defined(HC32F4A8)
if (LL_OK != hc32_qspi_check_direct_comm_param(message, QSPI_DIRECT_COMM_LINE_MULTI))
{
return LL_ERR_INVD_PARAM;
}
#endif
}
return LL_OK;
}
static void hc32_qspi_word_to_byte(uint32_t u32Word, uint8_t *pu8Byte, uint8_t u8Len)
{
uint8_t u8Count = 0U;
uint32_t u32ByteNum = u8Len - 1U;
do
{
pu8Byte[u8Count++] = (uint8_t)(u32Word >> (u32ByteNum * 8U)) & 0xFFU;
} while ((u32ByteNum--) != 0UL);
}
#if defined(HC32F448) || defined(HC32F4A8)
static rt_uint32_t hc32_qspi_get_dcom_protocol_line(rt_uint8_t protocol_line)
{
rt_uint32_t dcom_protocol_line;
switch (protocol_line)
{
case 2:
dcom_protocol_line = QSPI_DIRECT_COMM_PROTOCOL_2LINE;
break;
case 4:
dcom_protocol_line = QSPI_DIRECT_COMM_PROTOCOL_4LINE;
break;
case 1:
default:
dcom_protocol_line = QSPI_DIRECT_COMM_PROTOCOL_1LINE;
break;
}
return dcom_protocol_line;
}
#endif
static void hc32_qspi_write_direct_comm_value(rt_uint8_t protocol_line, rt_uint8_t value)
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
(void)protocol_line;
QSPI_WriteDirectCommValue(value);
#elif defined(HC32F448) || defined(HC32F4A8)
QSPI_WriteDirectCommValue(hc32_qspi_get_dcom_protocol_line(protocol_line), value);
#endif
}
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
static void hc32_qspi_set_trans_protocol(uint32_t u32Line)
{
stc_qspi_custom_mode_t stcCustomMode;
stcCustomMode.u8InstrCode = 0U;
switch (u32Line)
{
case 2:
stcCustomMode.u32InstrProtocol = QSPI_INSTR_PROTOCOL_2LINE;
stcCustomMode.u32AddrProtocol = QSPI_ADDR_PROTOCOL_2LINE;
stcCustomMode.u32DataProtocol = QSPI_DATA_PROTOCOL_2LINE;
break;
case 4:
stcCustomMode.u32InstrProtocol = QSPI_INSTR_PROTOCOL_4LINE;
stcCustomMode.u32AddrProtocol = QSPI_ADDR_PROTOCOL_4LINE;
stcCustomMode.u32DataProtocol = QSPI_DATA_PROTOCOL_4LINE;
break;
case 1:
default:
stcCustomMode.u32InstrProtocol = QSPI_INSTR_PROTOCOL_1LINE;
stcCustomMode.u32AddrProtocol = QSPI_ADDR_PROTOCOL_1LINE;
stcCustomMode.u32DataProtocol = QSPI_DATA_PROTOCOL_1LINE;
break;
}
QSPI_CustomReadConfig(&stcCustomMode);
}
#endif
#endif
static int32_t hc32_qspi_write_instr(struct hc32_qspi_bus *qspi_bus, struct rt_qspi_message *message,
uint8_t u8Instr, uint32_t u32InstrLen, uint8_t *pu8Addr, uint32_t u32AddrLen,
const uint8_t *pu8WriteBuf, uint32_t u32BufLen)
{
uint32_t u32Count;
int32_t i32Ret = LL_OK;
#ifdef BSP_QSPI_USING_DMA
struct dma_config *qspi_dma;
stc_dma_init_t stcDmaInit;
uint32_t u32DmaTransSize;
uint32_t u32TxIndex = 0U;
rt_uint32_t u32TimeoutCnt;
rt_uint32_t src_addr;
#endif
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifndef BSP_QSPI_USING_SOFT_CS
/* Enter direct communication mode */
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#elif defined(HC32F448) || defined(HC32F4A8)
/* Enter direct communication mode */
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
if (0UL != u32InstrLen)
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
hc32_qspi_set_trans_protocol(message->instruction.qspi_lines);
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
hc32_qspi_write_direct_comm_value(message->instruction.qspi_lines, u8Instr);
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
}
if ((NULL != pu8Addr) && (0UL != u32AddrLen))
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
hc32_qspi_set_trans_protocol(message->address.qspi_lines);
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
for (u32Count = 0UL; u32Count < u32AddrLen; u32Count++)
{
hc32_qspi_write_direct_comm_value(message->address.qspi_lines, pu8Addr[u32Count]);
}
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
}
if ((NULL != pu8WriteBuf) && (0UL != u32BufLen))
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
hc32_qspi_set_trans_protocol(message->qspi_data_lines);
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
#ifdef BSP_QSPI_USING_DMA
qspi_dma = qspi_bus->config->dma_qspi;
AOS_SetTriggerEventSrc(qspi_dma->trigger_select, qspi_dma->trigger_event);
/* Config Dma */
DMA_StructInit(&stcDmaInit);
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
stcDmaInit.u32DataWidth = DMA_DATAWIDTH_8BIT;
#elif defined(HC32F448) || defined(HC32F4A8)
rt_uint16_t dcom_line = (rt_uint16_t)hc32_qspi_get_dcom_protocol_line(message->qspi_data_lines);
stcDmaInit.u32DataWidth = DMA_DATAWIDTH_16BIT;
#endif
stcDmaInit.u32SrcAddrInc = DMA_SRC_ADDR_INC;
stcDmaInit.u32DestAddrInc = DMA_DEST_ADDR_FIX;
DMA_Init(qspi_dma->Instance, qspi_dma->channel, &stcDmaInit);
while (u32BufLen != 0U)
{
if (u32BufLen > DMA_DTCTL_BLKSIZE)
{
u32DmaTransSize = DMA_DTCTL_BLKSIZE;
u32BufLen -= DMA_DTCTL_BLKSIZE;
}
else
{
u32DmaTransSize = u32BufLen;
u32BufLen = 0U;
}
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
src_addr = (rt_uint32_t)&pu8WriteBuf[u32TxIndex];
#elif defined(HC32F448) || defined(HC32F4A8)
if (u32DmaTransSize > qspi_bus->config->dma_tx_buf_size)
{
LOG_E("qspi dma transmit size over buffer size!");
i32Ret = LL_ERR;
break;
}
for (rt_uint32_t i = 0; i < u32DmaTransSize; i++)
{
qspi_bus->config->dma_tx_buf[i] = (rt_uint16_t)pu8WriteBuf[u32TxIndex + i] | dcom_line;
}
src_addr = (rt_uint32_t)qspi_bus->config->dma_tx_buf;
#endif
DMA_ClearTransCompleteStatus(qspi_dma->Instance, qspi_dma->flag);
DMA_SetSrcAddr(qspi_dma->Instance, qspi_dma->channel, src_addr);
DMA_SetDestAddr(qspi_dma->Instance, qspi_dma->channel, (uint32_t)&qspi_bus->config->Instance->DCOM);
DMA_SetTransCount(qspi_dma->Instance, qspi_dma->channel, 1UL);
DMA_SetBlockSize(qspi_dma->Instance, qspi_dma->channel, (uint16_t)u32DmaTransSize);
(void)DMA_ChCmd(qspi_dma->Instance, qspi_dma->channel, ENABLE);
AOS_SW_Trigger(); /* 1st trigger for DMA */
u32TimeoutCnt = 0U;
/* Wait DMA transfer completed */
while ((RESET == DMA_GetTransCompleteStatus(qspi_dma->Instance, qspi_dma->flag)) &&
(u32TimeoutCnt < qspi_bus->config->timeout))
{
rt_thread_mdelay(1);
u32TimeoutCnt++;
}
if (u32TimeoutCnt >= qspi_bus->config->timeout)
{
i32Ret = LL_ERR_TIMEOUT;
break;
}
u32TxIndex += u32DmaTransSize;
}
#else
for (u32Count = 0UL; u32Count < u32BufLen; u32Count++)
{
hc32_qspi_write_direct_comm_value(message->qspi_data_lines, pu8WriteBuf[u32Count]);
}
#endif
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
/* Exit direct communication mode */
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
}
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifndef BSP_QSPI_USING_SOFT_CS
/* Exit direct communication mode */
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#elif defined(HC32F448) || defined(HC32F4A8)
/* Exit direct communication mode */
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
return i32Ret;
}
static int32_t hc32_qspi_read_instr(struct hc32_qspi_bus *qspi_bus, struct rt_qspi_message *message,
uint8_t u8Instr, uint32_t u32InstrLen, uint8_t *pu8Addr, uint32_t u32AddrLen,
uint8_t *pu8ReadBuf, uint32_t u32BufLen)
{
uint32_t u32Count;
int32_t i32Ret = LL_OK;
#ifdef BSP_QSPI_USING_DMA
struct dma_config *qspi_dma;
stc_dma_init_t stcDmaInit;
uint32_t u32DmaTransSize;
uint32_t u32RxIndex = 0U;
rt_uint32_t u32TimeoutCnt;
#endif
#if defined(HC32F448) || defined(HC32F4A8)
rt_uint32_t u32ReadMd;
#endif
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifndef BSP_QSPI_USING_SOFT_CS
/* Enter direct communication mode */
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#elif defined(HC32F448) || defined(HC32F4A8)
if ((message->instruction.qspi_lines == 4) || (message->address.qspi_lines == 4) ||
(message->qspi_data_lines == 4))
{
u32ReadMd = READ_REG32_BIT(CM_QSPI->CR, QSPI_CR_MDSEL);
QSPI_SetReadMode(QSPI_RD_MD_QUAD_IO_FAST_RD);
}
/* Enter direct communication mode */
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
if (0UL != u32InstrLen)
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
hc32_qspi_set_trans_protocol(message->instruction.qspi_lines);
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
hc32_qspi_write_direct_comm_value(message->instruction.qspi_lines, u8Instr);
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
}
if ((NULL != pu8Addr) && (0UL != u32AddrLen))
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
hc32_qspi_set_trans_protocol(message->address.qspi_lines);
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
for (u32Count = 0UL; u32Count < u32AddrLen; u32Count++)
{
hc32_qspi_write_direct_comm_value(message->address.qspi_lines, pu8Addr[u32Count]);
}
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
}
if ((NULL != pu8ReadBuf) && (0UL != u32BufLen))
{
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
hc32_qspi_set_trans_protocol(message->qspi_data_lines);
SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
#ifdef BSP_QSPI_USING_DMA
qspi_dma = qspi_bus->config->dma_qspi;
AOS_SetTriggerEventSrc(qspi_dma->trigger_select, qspi_dma->trigger_event);
/* Config Dma */
DMA_StructInit(&stcDmaInit);
stcDmaInit.u32DataWidth = DMA_DATAWIDTH_8BIT;
stcDmaInit.u32SrcAddrInc = DMA_SRC_ADDR_FIX;
stcDmaInit.u32DestAddrInc = DMA_DEST_ADDR_INC;
DMA_Init(qspi_dma->Instance, qspi_dma->channel, &stcDmaInit);
while (u32BufLen != 0U)
{
if (u32BufLen > DMA_DTCTL_BLKSIZE)
{
u32DmaTransSize = DMA_DTCTL_BLKSIZE;
u32BufLen -= DMA_DTCTL_BLKSIZE;
}
else
{
u32DmaTransSize = u32BufLen;
u32BufLen = 0U;
}
DMA_ClearTransCompleteStatus(qspi_dma->Instance, qspi_dma->flag);
DMA_SetSrcAddr(qspi_dma->Instance, qspi_dma->channel, (uint32_t)&qspi_bus->config->Instance->DCOM);
DMA_SetDestAddr(qspi_dma->Instance, qspi_dma->channel, (uint32_t)&pu8ReadBuf[u32RxIndex]);
DMA_SetTransCount(qspi_dma->Instance, qspi_dma->channel, 1UL);
DMA_SetBlockSize(qspi_dma->Instance, qspi_dma->channel, (uint16_t)u32DmaTransSize);
(void)DMA_ChCmd(qspi_dma->Instance, qspi_dma->channel, ENABLE);
AOS_SW_Trigger(); /* 1st trigger for DMA */
u32TimeoutCnt = 0U;
/* Wait DMA transfer completed */
while ((RESET == DMA_GetTransCompleteStatus(qspi_dma->Instance, qspi_dma->flag)) &&
(u32TimeoutCnt < qspi_bus->config->timeout))
{
rt_thread_mdelay(1);
u32TimeoutCnt++;
}
if (u32TimeoutCnt >= qspi_bus->config->timeout)
{
i32Ret = LL_ERR_TIMEOUT;
break;
}
u32RxIndex += u32DmaTransSize;
}
#else
for (u32Count = 0UL; u32Count < u32BufLen; u32Count++)
{
pu8ReadBuf[u32Count] = QSPI_ReadDirectCommValue();
}
#endif
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifdef BSP_QSPI_USING_SOFT_CS
/* Exit direct communication mode */
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#endif
}
#if defined(HC32F460) || defined(HC32F4A0) || defined(HC32F4A2) || defined(HC32F472) || defined(HC32F467)
#ifndef BSP_QSPI_USING_SOFT_CS
/* Exit direct communication mode */
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
#elif defined(HC32F448) || defined(HC32F4A8)
if ((message->instruction.qspi_lines == 4) || (message->address.qspi_lines == 4) ||
(message->qspi_data_lines == 4))
{
QSPI_SetReadMode(u32ReadMd);
}
/* Exit direct communication mode */
CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME);
#endif
return i32Ret;
}
static int32_t hc32_qspi_write(struct hc32_qspi_bus *qspi_bus, struct rt_qspi_message *message)
{
uint32_t u32Count = 0U;
const rt_uint8_t *tx_buf = message->parent.send_buf;
rt_int32_t length = message->parent.length;
uint32_t u32Addr = message->address.content;
uint8_t u8Instr = message->instruction.content;
uint8_t u8AddrBuf[32];
uint32_t u32AddrLen = 0U, u32DummyLen = 0U;
uint32_t u32InstrLen = 0U;
int32_t i32Ret;
RT_ASSERT(qspi_bus != RT_NULL);
RT_ASSERT(message != RT_NULL);
if (message->instruction.qspi_lines != 0)
{
u32InstrLen = 1U;
}
if (message->address.size != 0)
{
u32AddrLen = message->address.size / 8;
hc32_qspi_word_to_byte(u32Addr, u8AddrBuf, u32AddrLen);
}
if (message->dummy_cycles != 0)
{
u32DummyLen = message->dummy_cycles * message->address.qspi_lines / 8;
for (u32Count = 0; u32Count < u32DummyLen; u32Count++)
{
u8AddrBuf[u32AddrLen] = 0xFF;
u32AddrLen += 1;
}
}
i32Ret = hc32_qspi_write_instr(qspi_bus, message, u8Instr, u32InstrLen, u8AddrBuf, u32AddrLen, tx_buf, length);
return i32Ret;
}
static int32_t hc32_qspi_read(struct hc32_qspi_bus *qspi_bus, struct rt_qspi_message *message)
{
uint32_t u32Count = 0U;
rt_uint8_t *rx_buf = message->parent.recv_buf;
rt_int32_t length = message->parent.length;
uint32_t u32Addr = message->address.content;
uint8_t u8Instr = message->instruction.content;
uint8_t u8AddrBuf[32];
uint32_t u32AddrLen = 0U, u32DummyLen = 0U;
uint32_t u32InstrLen = 0U;
int32_t i32Ret = LL_OK;
#ifndef BSP_QSPI_USING_SOFT_CS
uint32_t u32ExtBlkStartNum = 0U;
uint32_t u32GetSize, u32RxIndex = 0U;
#ifdef BSP_QSPI_USING_DMA
struct dma_config *qspi_dma;
stc_dma_init_t stcDmaInit;
uint32_t u32DmaTransSize;
rt_uint32_t u32TimeoutCnt;
#else
__IO uint8_t *pu8Read;
#endif
#endif
RT_ASSERT(qspi_bus != RT_NULL);
RT_ASSERT(message != RT_NULL);
#ifndef BSP_QSPI_USING_SOFT_CS
if (LL_OK == hc32_qspi_search_rom_cmd(u8Instr))
{
u32ExtBlkStartNum = u32Addr / QSPI_BASE_BLK_SIZE;
if ((u32Addr + length) > QSPI_MAX_FLASH_ADDR)
{
return LL_ERR_INVD_PARAM;
}
u32Addr = (u32Addr % QSPI_BASE_BLK_SIZE) + QSPI_ROM_BASE;
#ifdef BSP_QSPI_USING_DMA
qspi_dma = qspi_bus->config->dma_qspi;
AOS_SetTriggerEventSrc(qspi_dma->trigger_select, qspi_dma->trigger_event);
/* Config Dma */
DMA_StructInit(&stcDmaInit);
stcDmaInit.u32DataWidth = DMA_DATAWIDTH_8BIT;
stcDmaInit.u32SrcAddrInc = DMA_SRC_ADDR_INC;
stcDmaInit.u32DestAddrInc = DMA_DEST_ADDR_INC;
DMA_Init(qspi_dma->Instance, qspi_dma->channel, &stcDmaInit);
while (length != 0)
{
QSPI_SelectMemoryBlock((uint8_t)u32ExtBlkStartNum);
if ((u32Addr + length) > (QSPI_ROM_END + 1U))
{
u32GetSize = (QSPI_ROM_END + 1U) - u32Addr;
length -= u32GetSize;
}
else
{
u32GetSize = length;
length = 0U;
}
while (u32GetSize != 0U)
{
if (u32GetSize > DMA_DTCTL_BLKSIZE)
{
u32DmaTransSize = DMA_DTCTL_BLKSIZE;
u32GetSize -= DMA_DTCTL_BLKSIZE;
}
else
{
u32DmaTransSize = u32GetSize;
u32GetSize = 0U;
}
DMA_ClearTransCompleteStatus(qspi_dma->Instance, qspi_dma->flag);
DMA_SetSrcAddr(qspi_dma->Instance, qspi_dma->channel, u32Addr);
DMA_SetDestAddr(qspi_dma->Instance, qspi_dma->channel, (uint32_t)&rx_buf[u32RxIndex]);
DMA_SetTransCount(qspi_dma->Instance, qspi_dma->channel, 1UL);
DMA_SetBlockSize(qspi_dma->Instance, qspi_dma->channel, (uint16_t)u32DmaTransSize);
(void)DMA_ChCmd(qspi_dma->Instance, qspi_dma->channel, ENABLE);
AOS_SW_Trigger(); /* 1st trigger for DMA */
u32TimeoutCnt = 0U;
/* Wait DMA transfer completed */
while ((RESET == DMA_GetTransCompleteStatus(qspi_dma->Instance, qspi_dma->flag)) &&
(u32TimeoutCnt < qspi_bus->config->timeout))
{
rt_thread_mdelay(1);
u32TimeoutCnt++;
}
if (u32TimeoutCnt >= qspi_bus->config->timeout)
{
return LL_ERR_TIMEOUT;
}
u32Addr += u32DmaTransSize;
u32RxIndex += u32DmaTransSize;
}
if (length != 0U)
{
u32ExtBlkStartNum += 1U;
u32Addr = QSPI_ROM_BASE;
}
}
#else
while (length != 0)
{
QSPI_SelectMemoryBlock((uint8_t)u32ExtBlkStartNum);
pu8Read = (__IO uint8_t *)u32Addr;
if ((u32Addr + length) > (QSPI_ROM_END + 1U))
{
u32GetSize = (QSPI_ROM_END + 1U) - u32Addr;
length -= u32GetSize;
}
else
{
u32GetSize = length;
length = 0U;
}
u32Count = 0U;
while (u32Count < u32GetSize)
{
rx_buf[u32RxIndex++] = *pu8Read++;
u32Count++;
}
if (length != 0U)
{
u32ExtBlkStartNum += 1U;
u32Addr = QSPI_ROM_BASE;
}
}
#endif
}
else
#endif
{
if (message->instruction.qspi_lines != 0)
{
u32InstrLen = 1U;
}
if (message->address.size != 0)
{
u32AddrLen = message->address.size / 8;
hc32_qspi_word_to_byte(u32Addr, u8AddrBuf, u32AddrLen);
}
if (message->dummy_cycles != 0)
{
u32DummyLen = message->dummy_cycles * message->address.qspi_lines / 8;
for (u32Count = 0; u32Count < u32DummyLen; u32Count++)
{
u8AddrBuf[u32AddrLen] = 0xFF;
u32AddrLen += 1;
}
}
i32Ret = hc32_qspi_read_instr(qspi_bus, message, u8Instr, u32InstrLen, u8AddrBuf, u32AddrLen, rx_buf, length);
}
return i32Ret;
}
static rt_ssize_t qspixfer(struct rt_spi_device *device, struct rt_spi_message *message)
{
RT_ASSERT(device != RT_NULL);
RT_ASSERT(device->bus != RT_NULL);
rt_size_t len = 0;
struct rt_qspi_message *qspi_message = (struct rt_qspi_message *)message;
struct hc32_qspi_bus *qspi_bus = device->bus->parent.user_data;
#ifdef BSP_QSPI_USING_SOFT_CS
struct hc32_hw_qspi_cs *cs = device->parent.user_data;
#endif
rt_int32_t length = message->length;
#ifdef BSP_QSPI_USING_SOFT_CS
if (message->cs_take)
{
rt_pin_write(cs->pin, 0);
}
#endif
if (message->send_buf != NULL) /* send data */
{
if (LL_OK != hc32_qspi_send_cmd(qspi_bus, qspi_message, QSPI_WRITE_FUNC))
{
LOG_E("QSPI rt_qspi_message format error!");
goto __exit;
}
if (LL_OK == hc32_qspi_write(qspi_bus, qspi_message))
{
if (qspi_message->parent.length != 0)
{
len = length;
}
else
{
len = 1;
}
}
else
{
LOG_E("QSPI send data failed!");
goto __exit;
}
}
else if (message->recv_buf != NULL) /* recv data */
{
if (LL_OK != hc32_qspi_send_cmd(qspi_bus, qspi_message, QSPI_READ_FUNC))
{
LOG_E("QSPI rt_qspi_message format error!");
goto __exit;
}
if (LL_OK == hc32_qspi_read(qspi_bus, qspi_message))
{
len = length;
}
else
{
LOG_E("QSPI recv data failed!");
goto __exit;
}
}
__exit:
#ifdef BSP_QSPI_USING_SOFT_CS
if (message->cs_release)
{
rt_pin_write(cs->pin, 1);
}
#endif
return len;
}
static rt_err_t qspi_configure(struct rt_spi_device *device, struct rt_spi_configuration *configuration)
{
RT_ASSERT(device != RT_NULL);
RT_ASSERT(configuration != RT_NULL);
struct rt_qspi_device *qspi_device = (struct rt_qspi_device *)device;
return hc32_qspi_init(qspi_device, &qspi_device->config);
}
static const struct rt_spi_ops hc32_qspi_ops = {
.configure = qspi_configure,
.xfer = qspixfer,
};
static int hc32_qspi_register_bus(struct hc32_qspi_bus *qspi_bus, const char *name)
{
RT_ASSERT(qspi_bus != RT_NULL);
RT_ASSERT(name != RT_NULL);
spi_bus_obj.parent.user_data = qspi_bus;
return rt_qspi_bus_register(&spi_bus_obj, name, &hc32_qspi_ops);
}
static void qspi_err_irq_handler(void)
{
/* enter interrupt */
rt_interrupt_enter();
QSPI_ClearStatus(QSPI_FLAG_ROM_ACCESS_ERR);
/* leave interrupt */
rt_interrupt_leave();
}
#if defined(HC32F448) || defined(HC32F472)
void QSPI_Handler(void)
{
qspi_err_irq_handler();
}
#endif
/**
* @brief This function attach device to QSPI bus.
* @param bus_name QSPI bus name
* @param device_name QSPI device name
* @param pin QSPI cs pin number
* @param data_line_width QSPI data lines width, such as 1, 2, 4
* @param enter_qspi_mode Callback function that lets FLASH enter QSPI mode
* @param exit_qspi_mode Callback function that lets FLASH exit QSPI mode
* @retval 0 : success
* -1 : failed
*/
rt_err_t rt_hw_qspi_bus_attach_device(const char *bus_name, const char *device_name, rt_uint32_t pin, rt_uint8_t data_line_width, void (*enter_qspi_mode)(), void (*exit_qspi_mode)())
{
struct rt_qspi_device *qspi_device = RT_NULL;
struct hc32_hw_qspi_cs *cs_pin = RT_NULL;
rt_err_t result = RT_EOK;
RT_ASSERT(bus_name != RT_NULL);
RT_ASSERT(device_name != RT_NULL);
RT_ASSERT(data_line_width == 1 || data_line_width == 2 || data_line_width == 4);
qspi_device = (struct rt_qspi_device *)rt_malloc(sizeof(struct rt_qspi_device));
if (qspi_device == RT_NULL)
{
LOG_E("no memory, qspi bus attach device failed!");
result = RT_ENOMEM;
goto __exit;
}
cs_pin = (struct hc32_hw_qspi_cs *)rt_malloc(sizeof(struct hc32_hw_qspi_cs));
if (qspi_device == RT_NULL)
{
LOG_E("no memory, qspi bus attach device failed!");
result = RT_ENOMEM;
goto __exit;
}
qspi_device->enter_qspi_mode = enter_qspi_mode;
qspi_device->exit_qspi_mode = exit_qspi_mode;
qspi_device->config.qspi_dl_width = data_line_width;
cs_pin->pin = pin;
#ifdef BSP_QSPI_USING_SOFT_CS
rt_pin_mode(pin, PIN_MODE_OUTPUT);
rt_pin_write(pin, 1);
#endif
result = rt_spi_bus_attach_device(&qspi_device->parent, device_name, bus_name, (void *)cs_pin);
__exit:
if (result != RT_EOK)
{
if (qspi_device)
{
rt_free(qspi_device);
}
if (cs_pin)
{
rt_free(cs_pin);
}
}
return result;
}
static void hc32_get_qspi_info(void)
{
static struct hc32_qspi_config qspi_config = QSPI_BUS_CONFIG;
qspi_config.err_irq.irq_callback = qspi_err_irq_handler;
#ifdef BSP_QSPI_USING_DMA
static struct dma_config qspi_dma = QSPI_DMA_CONFIG;
qspi_config.dma_qspi = &qspi_dma;
#if defined(HC32F448) || defined(HC32F4A8)
qspi_config.dma_tx_buf_size = QSPI_DMA_TX_BUFSIZE;
qspi_config.dma_tx_buf = rt_malloc(qspi_config.dma_tx_buf_size << 1);
#endif
#endif
qspi_bus_obj.config = &qspi_config;
}
static int rt_hw_qspi_bus_init(void)
{
hc32_get_qspi_info();
/* register the handle */
hc32_install_irq_handler(&qspi_bus_obj.config->err_irq.irq_config, qspi_bus_obj.config->err_irq.irq_callback, RT_FALSE);
return hc32_qspi_register_bus(&qspi_bus_obj, "qspi1");
}
INIT_BOARD_EXPORT(rt_hw_qspi_bus_init);
#endif /* BSP_USING_QSPI */
#endif /* RT_USING_QSPI */
|
