summaryrefslogtreecommitdiff
path: root/bsp/hc32/tests/test_sdram.c
blob: ef37650e98f8626c1c93ab3ac418f595dcf23058 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
/*
 * Copyright (c) 2022-2024, Xiaohua Semiconductor Co., Ltd.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author       Notes
 * 2024-12-30     CDT          first version
 */

/*
 * 程序清单:SDRAM 设备使用例程,例程导出了sdram_sample命令到控制终端
 * 命令调用格式:sdram_sample
 * 程序功能:以8/16/32bit方式分别对整个SDRAM存储空间进行写和读操作,比较数据是否一致
 *
 * 注意:
 * F4A0/F4A2/F467: 修改函数SystemClock_Config,调用函数CLK_SetClockDiv参数,CLK_EXCLK_DIV2改为CLK_EXCLK_DIV8(EXCLK: 30MHz);
 *
 * menuconfig:
 *     Hardware Drivers Config  --->  Onboard Peripheral Drivers  ---->  Enable EXMC  ---->  Using SDRAM or NAND  ---->  Using SDRAM
 */

#include <rtthread.h>
#include <rtdevice.h>
#include <board.h>

#if defined(BSP_USING_EXMC) && defined(BSP_USING_SDRAM)
#include "sdram_port.h"

static rt_err_t sdram_8bit_test(void)
{
    rt_uint32_t i;
    rt_uint32_t start_time;
    rt_uint32_t time_cast;
    const char data_width = 1;
    rt_uint8_t data = 0;
    rt_err_t err = RT_EOK;

    rt_kprintf("\r\n************************* %s *************************\r\n", __func__);

    /* write data */
    rt_kprintf("writing the 0x%08X bytes data, waiting....\r\n", SDRAM_SIZE);
    start_time = rt_tick_get();
    for (i = 0; i < SDRAM_SIZE / data_width; i++)
    {
        *(__IO uint8_t *)(SDRAM_BANK_ADDR + i * data_width) = (uint8_t)(i % 100);
    }
    time_cast = rt_tick_get() - start_time;
    rt_kprintf("write data success, total time: %d.%03dS.\r\n", time_cast / RT_TICK_PER_SECOND,
               time_cast % RT_TICK_PER_SECOND / ((RT_TICK_PER_SECOND * 1 + 999) / 1000));

    /* read data */
    rt_kprintf("start reading and verifying data, waiting....\r\n");
    for (i = 0; i < SDRAM_SIZE / data_width; i++)
    {
        data = *(__IO uint8_t *)(SDRAM_BANK_ADDR + i * data_width);
        if (data != i % 100)
        {
            err = -RT_ERROR;
            rt_kprintf("SDRAM test failed!\r\n");
            break;
        }
    }

    if (i >= SDRAM_SIZE / data_width)
    {
        rt_kprintf("SDRAM test success!\r\n");
    }

    return err;
}

static rt_err_t sdram_16bit_test(void)
{
    rt_uint32_t i;
    rt_uint32_t start_time;
    rt_uint32_t time_cast;
    const char data_width = 2;
    rt_uint16_t data = 0;
    rt_err_t err = RT_EOK;

    rt_kprintf("\r\n************************* %s *************************\r\n", __func__);

    /* write data */
    rt_kprintf("writing the 0x%08X haflword data, waiting....\r\n", SDRAM_SIZE / data_width);
    start_time = rt_tick_get();
    for (i = 0; i < SDRAM_SIZE / data_width; i++)
    {
        *(__IO uint16_t *)(SDRAM_BANK_ADDR + i * data_width) = (uint16_t)(i % 1000);
    }
    time_cast = rt_tick_get() - start_time;
    rt_kprintf("write data success, total time: %d.%03dS.\r\n", time_cast / RT_TICK_PER_SECOND,
               time_cast % RT_TICK_PER_SECOND / ((RT_TICK_PER_SECOND * 1 + 999) / 1000));

    /* read data */
    rt_kprintf("start reading and verifying data, waiting....\r\n");
    for (i = 0; i < SDRAM_SIZE / data_width; i++)
    {
        data = *(__IO uint16_t *)(SDRAM_BANK_ADDR + i * data_width);
        if (data != i % 1000)
        {
            err = -RT_ERROR;
            rt_kprintf("SDRAM test failed!\r\n");
            break;
        }
    }

    if (i >= SDRAM_SIZE / data_width)
    {
        rt_kprintf("SDRAM test success!\r\n");
    }

    return err;
}

static rt_err_t sdram_32bit_test(void)
{
    rt_uint32_t i;
    rt_uint32_t start_time;
    rt_uint32_t time_cast;
    const char data_width = 4;
    rt_uint32_t data = 0;
    rt_err_t err = RT_EOK;

    rt_kprintf("\r\n************************* %s *************************\r\n", __func__);

    /* write data */
    rt_kprintf("writing the 0x%08X bytes data, waiting....\r\n", SDRAM_SIZE / data_width);
    start_time = rt_tick_get();
    for (i = 0; i < SDRAM_SIZE / data_width; i++)
    {
        *(__IO uint32_t *)(SDRAM_BANK_ADDR + i * data_width) = (uint32_t)(i % 10000);
    }
    time_cast = rt_tick_get() - start_time;
    rt_kprintf("write data success, total time: %d.%03dS.\r\n", time_cast / RT_TICK_PER_SECOND,
               time_cast % RT_TICK_PER_SECOND / ((RT_TICK_PER_SECOND * 1 + 999) / 1000));

    /* read data */
    rt_kprintf("start reading and verifying data, waiting....\r\n");
    for (i = 0; i < SDRAM_SIZE / data_width; i++)
    {
        data = *(__IO uint32_t *)(SDRAM_BANK_ADDR + i * data_width);
        if (data != i % 10000)
        {
            err = -RT_ERROR;
            rt_kprintf("SDRAM test failed!\r\n");
            break;
        }
    }

    if (i >= SDRAM_SIZE / data_width)
    {
        rt_kprintf("SDRAM test success!\r\n");
    }

    return err;
}

static void sdram_thread_entry(void *parameter)
{
    while (1)
    {
        sdram_8bit_test();
        rt_thread_mdelay(1000);

        sdram_16bit_test();
        rt_thread_mdelay(1000);

        sdram_32bit_test();
        rt_thread_mdelay(1000);
    }
}

static void sdram_sample(int argc, char *argv[])
{
    rt_thread_t thread = rt_thread_create("sdram", sdram_thread_entry, RT_NULL, 2048, 15, 10);
    if (thread != RT_NULL)
    {
        rt_thread_startup(thread);
    }
}
MSH_CMD_EXPORT(sdram_sample, sdram sample);

#endif