blob: 900893f7da48e616cb876f04fb327a486ad0d1f1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
|
/**
*******************************************************************************
* @file hc32f4a0_rmu.c
* @brief This file provides firmware functions to manage the Reset Manage Unit
* (RMU).
@verbatim
Change Logs:
Date Author Notes
2020-06-12 Heqb First version
2020-07-21 Heqb Add write protect check for RMU_ClrStatus function
@endverbatim
*******************************************************************************
* Copyright (C) 2020, Huada Semiconductor Co., Ltd. All rights reserved.
*
* This software component is licensed by HDSC under BSD 3-Clause license
* (the "License"); You may not use this file except in compliance with the
* License. You may obtain a copy of the License at:
* opensource.org/licenses/BSD-3-Clause
*
*******************************************************************************
*/
/*******************************************************************************
* Include files
******************************************************************************/
#include "hc32f4a0_rmu.h"
#include "hc32f4a0_utility.h"
/**
* @addtogroup HC32F4A0_DDL_Driver
* @{
*/
/**
* @defgroup DDL_RMU RMU
* @brief RMU Driver Library
* @{
*/
#if (DDL_RMU_ENABLE == DDL_ON)
/*******************************************************************************
* Local type definitions ('typedef')
******************************************************************************/
/*******************************************************************************
* Local pre-processor symbols/macros ('#define')
******************************************************************************/
/**
* @defgroup RMU_Local_Macros RMU Local Macros
* @{
*/
#define RMU_STATUS_MASK (0x40007FFFUL)
/**
* @defgroup RMU_Check_Parameters_Validity RMU Check Parameters Validity
* @{
*/
/*! Parameter validity check for RMU reset cause. */
#define IS_VALID_RMU_RESET_STATUS(x) \
( ((x) != 0U) || \
((x) | RMU_STATUS_MASK) == RMU_STATUS_MASK)
/**
* @}
*/
/**
* @}
*/
/*******************************************************************************
* Global variable definitions (declared in header file with 'extern')
******************************************************************************/
/*******************************************************************************
* Local function prototypes ('static')
******************************************************************************/
/*******************************************************************************
* Local variable definitions ('static')
******************************************************************************/
/*******************************************************************************
* Function implementation - global ('extern') and local ('static')
******************************************************************************/
/**
* @defgroup RMU_Global_Functions RMU Global Functions
* @{
*/
/**
* @brief Get the reset cause.
* @param [in] u32RmuResetCause Reset flags that need to be queried
* @arg RMU_RST_POWER_ON: Power on reset
* @arg RMU_RST_RESET_PIN: Reset pin reset
* @arg RMU_RST_BROWN_OUT: Brown-out reset
* @arg RMU_RST_PVD1: Program voltage Detection 1 reset
* @arg RMU_RST_PVD2: Program voltage Detection 2 reset
* @arg RMU_RST_WDT: Watchdog timer reset
* @arg RMU_RST_SWDT: Special watchdog timer reset
* @arg RMU_RST_POWER_DOWN: Power down reset
* @arg RMU_RST_SOFTWARE: Software reset
* @arg RMU_RST_MPU_ERR: Mpu error reset
* @arg RMU_RST_RAM_PARITY_ERR: Ram parity error reset
* @arg RMU_RST_RAM_ECC: Ram ECC reset
* @arg RMU_RST_CLK_ERR: Clk frequence error reset
* @arg RMU_RST_XTAL_ERR: Xtal error reset
* @arg RMU_RST_LOCKUP: M4 Lockup reset
* @arg RMU_RST_MULTI: Multiply reset cause
* @retval Set: Flag is Set.
* Reset: Flag is Reset
*/
en_flag_status_t RMU_GetStatus(uint32_t u32RmuResetCause)
{
en_flag_status_t enRet;
DDL_ASSERT(IS_VALID_RMU_RESET_STATUS(u32RmuResetCause));
enRet = ((0UL == READ_REG32_BIT(M4_RMU->RSTF0, u32RmuResetCause)) ? Reset :Set);
return enRet;
}
/**
* @brief Clear reset Status.
* @param None
* @retval NOne
* @note Clear reset flag should be done after read RMU_RSTF0 register.
* Call PWC_Unlock(PWC_UNLOCK_CODE_1) unlock RMU_RSTF0 register first.
*/
void RMU_ClrStatus(void)
{
DDL_ASSERT((M4_PWC->FPRC & PWC_FPRC_FPRCB1) == PWC_FPRC_FPRCB1);
SET_REG32_BIT(M4_RMU->RSTF0, RMU_RSTF0_CLRF);
__NOP();
__NOP();
__NOP();
__NOP();
__NOP();
__NOP();
}
/**
* @brief Enable or disable LOCKUP reset.
* @param [in] enNewState Enable or disable LOCKUP reset.
* @retval None
* @note Call PWC_Unlock(PWC_UNLOCK_CODE_1) unlock RMU_PRSTCR0 register first.
*/
void RMU_CPULockUpCmd(en_functional_state_t enNewState)
{
DDL_ASSERT((M4_PWC->FPRC & PWC_FPRC_FPRCB1) == PWC_FPRC_FPRCB1);
DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState));
WRITE_REG8(bM4_RMU->PRSTCR0_b.LKUPREN, enNewState);
}
/**
* @}
*/
#endif /* DDL_RMU_ENABLE */
/**
* @}
*/
/**
* @}
*/
/*******************************************************************************
* EOF (not truncated)
******************************************************************************/
|
