blob: d6396d9d6f10bd7afb0da0d15595e62dc95e9d49 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
/*
* Copyright (c) 2021 hpmicro
*
* SPDX-License-Identifier: BSD-3-Clause
*
*/
#include "hpm_common.h"
#include "hpm_soc.h"
#include "hpm_l1c_drv.h"
void enable_plic_feature(void)
{
uint32_t plic_feature = 0;
#ifndef USE_NONVECTOR_MODE
/* enabled vector mode and preemptive priority interrupt */
plic_feature |= HPM_PLIC_FEATURE_VECTORED_MODE;
#endif
#ifndef DISABLE_IRQ_PREEMPTIVE
/* enabled preemptive priority interrupt */
plic_feature |= HPM_PLIC_FEATURE_PREEMPTIVE_PRIORITY_IRQ;
#endif
__plic_set_feature(HPM_PLIC_BASE, plic_feature);
}
__attribute__((weak)) void system_init(void)
{
#ifndef CONFIG_NOT_ENALBE_ACCESS_TO_CYCLE_CSR
uint32_t mcounteren = read_csr(CSR_MCOUNTEREN);
write_csr(CSR_MCOUNTEREN, mcounteren | 1); /* Enable MCYCLE */
#endif
#ifdef USE_S_MODE_IRQ
disable_global_irq(CSR_MSTATUS_MIE_MASK | CSR_MSTATUS_SIE_MASK);
#else
disable_global_irq(CSR_MSTATUS_MIE_MASK);
#endif
disable_irq_from_intc();
#ifdef USE_S_MODE_IRQ
disable_s_irq_from_intc();
#endif
enable_plic_feature();
enable_irq_from_intc();
#ifdef USE_S_MODE_IRQ
delegate_irq(CSR_MIDELEG_SEI_MASK | CSR_MIDELEG_SSI_MASK | CSR_MIDELEG_STI_MASK);
enable_s_irq_from_intc();
enable_global_irq(CSR_MSTATUS_MIE_MASK | CSR_MSTATUS_SIE_MASK);
#else
enable_global_irq(CSR_MSTATUS_MIE_MASK);
#endif
#ifndef CONFIG_NOT_ENABLE_ICACHE
l1c_ic_enable();
#endif
#ifndef CONFIG_NOT_ENABLE_DCACHE
l1c_dc_enable();
l1c_dc_invalidate_all();
#endif
}
|
