blob: f406c59238d9749a0e75f3ec046c21f0b9d61c17 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
/*
* Copyright 2018-2019 NXP
* All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef _CLOCK_CONFIG_H_
#define _CLOCK_CONFIG_H_
#include "fsl_common.h"
/*******************************************************************************
* Definitions
******************************************************************************/
#define BOARD_XTAL0_CLK_HZ 24000000U /*!< Board xtal0 frequency in Hz */
#define BOARD_XTAL32K_CLK_HZ 32768U /*!< Board xtal32k frequency in Hz */
/*******************************************************************************
************************ BOARD_InitBootClocks function ************************
******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus*/
/*!
* @brief This function executes default configuration of clocks.
*
*/
void BOARD_InitBootClocks(void);
#if defined(__cplusplus)
}
#endif /* __cplusplus*/
/*******************************************************************************
********************** Configuration BOARD_BootClockRUN ***********************
******************************************************************************/
/*******************************************************************************
* Definitions for BOARD_BootClockRUN configuration
******************************************************************************/
#define BOARD_BOOTCLOCKRUN_CORE_CLOCK 24000000U /*!< Core clock frequency: 24000000Hz */
/* Clock outputs (values are in Hz): */
#define BOARD_BOOTCLOCKRUN_AHB_CLK_ROOT 24000000UL
#define BOARD_BOOTCLOCKRUN_CAN_CLK_ROOT 2000000UL
#define BOARD_BOOTCLOCKRUN_CKIL_SYNC_CLK_ROOT 0UL
#define BOARD_BOOTCLOCKRUN_CLKO1_CLK 0UL
#define BOARD_BOOTCLOCKRUN_CLKO2_CLK 0UL
#define BOARD_BOOTCLOCKRUN_CLK_1M 1000000UL
#define BOARD_BOOTCLOCKRUN_CLK_24M 24000000UL
#define BOARD_BOOTCLOCKRUN_ENET_125M_CLK 2400000UL
#define BOARD_BOOTCLOCKRUN_ENET_25M_REF_CLK 1200000UL
#define BOARD_BOOTCLOCKRUN_ENET_500M_REF_CLK 24000000UL
#define BOARD_BOOTCLOCKRUN_ENET_REF_CLK 0UL
#define BOARD_BOOTCLOCKRUN_ENET_TX_CLK 0UL
#define BOARD_BOOTCLOCKRUN_FLEXIO1_CLK_ROOT 1500000UL
#define BOARD_BOOTCLOCKRUN_FLEXSPI_CLK_ROOT 4000000UL
#define BOARD_BOOTCLOCKRUN_GPT1_IPG_CLK_HIGHFREQ 24000000UL
#define BOARD_BOOTCLOCKRUN_GPT2_IPG_CLK_HIGHFREQ 24000000UL
#define BOARD_BOOTCLOCKRUN_IPG_CLK_ROOT 24000000UL
#define BOARD_BOOTCLOCKRUN_LPI2C_CLK_ROOT 3000000UL
#define BOARD_BOOTCLOCKRUN_LPSPI_CLK_ROOT 6000000UL
#define BOARD_BOOTCLOCKRUN_MQS_MCLK 3000000UL
#define BOARD_BOOTCLOCKRUN_PERCLK_CLK_ROOT 24000000UL
#define BOARD_BOOTCLOCKRUN_SAI1_CLK_ROOT 3000000UL
#define BOARD_BOOTCLOCKRUN_SAI1_MCLK1 3000000UL
#define BOARD_BOOTCLOCKRUN_SAI1_MCLK2 3000000UL
#define BOARD_BOOTCLOCKRUN_SAI1_MCLK3 1500000UL
#define BOARD_BOOTCLOCKRUN_SAI2_CLK_ROOT 3000000UL
#define BOARD_BOOTCLOCKRUN_SAI2_MCLK1 3000000UL
#define BOARD_BOOTCLOCKRUN_SAI2_MCLK2 0UL
#define BOARD_BOOTCLOCKRUN_SAI2_MCLK3 1500000UL
#define BOARD_BOOTCLOCKRUN_SAI3_CLK_ROOT 3000000UL
#define BOARD_BOOTCLOCKRUN_SAI3_MCLK1 3000000UL
#define BOARD_BOOTCLOCKRUN_SAI3_MCLK2 0UL
#define BOARD_BOOTCLOCKRUN_SAI3_MCLK3 1500000UL
#define BOARD_BOOTCLOCKRUN_SEMC_CLK_ROOT 8000000UL
#define BOARD_BOOTCLOCKRUN_SPDIF0_CLK_ROOT 1500000UL
#define BOARD_BOOTCLOCKRUN_SPDIF0_EXTCLK_OUT 0UL
#define BOARD_BOOTCLOCKRUN_TRACE_CLK_ROOT 6000000UL
#define BOARD_BOOTCLOCKRUN_UART_CLK_ROOT 4000000UL
#define BOARD_BOOTCLOCKRUN_USBPHY1_CLK 0UL
#define BOARD_BOOTCLOCKRUN_USDHC1_CLK_ROOT 12000000UL
#define BOARD_BOOTCLOCKRUN_USDHC2_CLK_ROOT 12000000UL
/*! @brief Sys PLL for BOARD_BootClockRUN configuration.
*/
extern const clock_sys_pll_config_t sysPllConfig_BOARD_BootClockRUN;
/*! @brief Enet PLL set for BOARD_BootClockRUN configuration.
*/
extern const clock_enet_pll_config_t enetPllConfig_BOARD_BootClockRUN;
/*******************************************************************************
* API for BOARD_BootClockRUN configuration
******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus*/
/*!
* @brief This function executes configuration of clocks.
*
*/
void BOARD_BootClockRUN(void);
#if defined(__cplusplus)
}
#endif /* __cplusplus*/
#endif /* _CLOCK_CONFIG_H_ */
|
