1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
|
/*
* The Clear BSD License
* Copyright (c) 2016, Freescale Semiconductor, Inc.
* Copyright 2016-2017 NXP
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted (subject to the limitations in the disclaimer below) provided
* that the following conditions are met:
*
* o Redistributions of source code must retain the above copyright notice, this list
* of conditions and the following disclaimer.
*
* o Redistributions in binary form must reproduce the above copyright notice, this
* list of conditions and the following disclaimer in the documentation and/or
* other materials provided with the distribution.
*
* o Neither the name of the copyright holder nor the names of its
* contributors may be used to endorse or promote products derived from this
* software without specific prior written permission.
*
* NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE.
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include "fsl_dmic_dma.h"
#include "fsl_dmic.h"
/*******************************************************************************
* Definitions
******************************************************************************/
/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.dmic_dma"
#endif
#define DMIC_HANDLE_ARRAY_SIZE 1
/*<! Structure definition for dmic_dma_handle_t. The structure is private. */
typedef struct _dmic_dma_private_handle
{
DMIC_Type *base;
dmic_dma_handle_t *handle;
} dmic_dma_private_handle_t;
/*! @brief DMIC transfer state, which is used for DMIC transactiaonl APIs' internal state. */
enum _dmic_dma_states_t
{
kDMIC_Idle = 0x0, /*!< DMIC is idle state */
kDMIC_Busy /*!< DMIC is busy tranferring data. */
};
/*******************************************************************************
* Prototypes
******************************************************************************/
/*******************************************************************************
* Variables
******************************************************************************/
/*<! Private handle only used for internally. */
static dmic_dma_private_handle_t s_dmaPrivateHandle[DMIC_HANDLE_ARRAY_SIZE];
/*******************************************************************************
* Code
********************************************************************************/
static void DMIC_TransferReceiveDMACallback(dma_handle_t *handle, void *param, bool transferDone, uint32_t intmode)
{
assert(handle);
assert(param);
dmic_dma_private_handle_t *dmicPrivateHandle = (dmic_dma_private_handle_t *)param;
dmicPrivateHandle->handle->state = kDMIC_Idle;
if (dmicPrivateHandle->handle->callback)
{
dmicPrivateHandle->handle->callback(dmicPrivateHandle->base, dmicPrivateHandle->handle, kStatus_DMIC_Idle,
dmicPrivateHandle->handle->userData);
}
}
status_t DMIC_TransferCreateHandleDMA(DMIC_Type *base,
dmic_dma_handle_t *handle,
dmic_dma_transfer_callback_t callback,
void *userData,
dma_handle_t *rxDmaHandle)
{
int32_t instance = 0;
/* check 'base' */
assert(!(NULL == base));
if (NULL == base)
{
return kStatus_InvalidArgument;
}
/* check 'handle' */
assert(!(NULL == handle));
if (NULL == handle)
{
return kStatus_InvalidArgument;
}
/* check DMIC instance by 'base'*/
instance = DMIC_GetInstance(base);
assert(!(instance < 0));
if (instance < 0)
{
return kStatus_InvalidArgument;
}
memset(handle, 0, sizeof(*handle));
/* assign 'base' and 'handle' */
s_dmaPrivateHandle[instance].base = base;
s_dmaPrivateHandle[instance].handle = handle;
handle->callback = callback;
handle->userData = userData;
handle->rxDmaHandle = rxDmaHandle;
/* Set DMIC state to idle */
handle->state = kDMIC_Idle;
/* Configure RX. */
if (rxDmaHandle)
{
DMA_SetCallback(rxDmaHandle, DMIC_TransferReceiveDMACallback, &s_dmaPrivateHandle[instance]);
}
return kStatus_Success;
}
status_t DMIC_TransferReceiveDMA(DMIC_Type *base,
dmic_dma_handle_t *handle,
dmic_transfer_t *xfer,
uint32_t dmic_channel)
{
assert(handle);
assert(handle->rxDmaHandle);
assert(xfer);
assert(xfer->data);
assert(xfer->dataSize);
dma_transfer_config_t xferConfig;
status_t status;
uint32_t srcAddr = (uint32_t)(&base->CHANNEL[dmic_channel].FIFO_DATA);
/* Check if the device is busy. If previous RX not finished.*/
if (handle->state == kDMIC_Busy)
{
status = kStatus_DMIC_Busy;
}
else
{
handle->state = kDMIC_Busy;
handle->transferSize = xfer->dataSize;
/* Prepare transfer. */
DMA_PrepareTransfer(&xferConfig, (void *)srcAddr, xfer->data, sizeof(uint16_t),
xfer->dataSize, kDMA_PeripheralToMemory, NULL);
/* Submit transfer. */
DMA_SubmitTransfer(handle->rxDmaHandle, &xferConfig);
DMA_StartTransfer(handle->rxDmaHandle);
status = kStatus_Success;
}
return status;
}
void DMIC_TransferAbortReceiveDMA(DMIC_Type *base, dmic_dma_handle_t *handle)
{
assert(NULL != handle);
assert(NULL != handle->rxDmaHandle);
/* Stop transfer. */
DMA_AbortTransfer(handle->rxDmaHandle);
handle->state = kDMIC_Idle;
}
status_t DMIC_TransferGetReceiveCountDMA(DMIC_Type *base, dmic_dma_handle_t *handle, uint32_t *count)
{
assert(handle);
assert(handle->rxDmaHandle);
assert(count);
if (kDMIC_Idle == handle->state)
{
return kStatus_NoTransferInProgress;
}
*count = handle->transferSize - DMA_GetRemainingBytes(handle->rxDmaHandle->base, handle->rxDmaHandle->channel);
return kStatus_Success;
}
|
