summaryrefslogtreecommitdiff
path: root/bsp/ls1bdev/drivers/uart.h
blob: 0347b3db4d883e26b5ec7b595116385597315283 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
/*
 * Copyright (c) 2006-2021, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author       Notes
 * 2011-08-08     lgnq         first version for LS1B
 */

#ifndef __UART_H__
#define __UART_H__

#include "ls1b.h"

#define UART0_BASE          0xBFE40000
#define UART0_1_BASE        0xBFE41000
#define UART0_2_BASE        0xBFE42000
#define UART0_3_BASE        0xBFE43000
#define UART1_BASE          0xBFE44000
#define UART1_1_BASE        0xBFE45000
#define UART1_2_BASE        0xBFE46000
#define UART1_3_BASE        0xBFE47000
#define UART2_BASE          0xBFE48000
#define UART3_BASE          0xBFE4C000
#define UART4_BASE          0xBFE6C000
#define UART5_BASE          0xBFE7C000

/* UART registers */
#define UART_DAT(base)      __REG8(base + 0x00)
#define UART_IER(base)      __REG8(base + 0x01)
#define UART_IIR(base)      __REG8(base + 0x02)
#define UART_FCR(base)      __REG8(base + 0x02)
#define UART_LCR(base)      __REG8(base + 0x03)
#define UART_MCR(base)      __REG8(base + 0x04)
#define UART_LSR(base)      __REG8(base + 0x05)
#define UART_MSR(base)      __REG8(base + 0x06)

#define UART_LSB(base)      __REG8(base + 0x00)
#define UART_MSB(base)      __REG8(base + 0x01)

/* UART0 registers */
#define UART0_DAT           __REG8(UART0_BASE + 0x00)
#define UART0_IER           __REG8(UART0_BASE + 0x01)
#define UART0_IIR           __REG8(UART0_BASE + 0x02)
#define UART0_FCR           __REG8(UART0_BASE + 0x02)
#define UART0_LCR           __REG8(UART0_BASE + 0x03)
#define UART0_MCR           __REG8(UART0_BASE + 0x04)
#define UART0_LSR           __REG8(UART0_BASE + 0x05)
#define UART0_MSR           __REG8(UART0_BASE + 0x06)

#define UART0_LSB           __REG8(UART0_BASE + 0x00)
#define UART0_MSB           __REG8(UART0_BASE + 0x01)

/* UART1 registers */
#define UART1_DAT           __REG8(UART1_BASE + 0x00)
#define UART1_IER           __REG8(UART1_BASE + 0x01)
#define UART1_IIR           __REG8(UART1_BASE + 0x02)
#define UART1_FCR           __REG8(UART1_BASE + 0x02)
#define UART1_LCR           __REG8(UART1_BASE + 0x03)
#define UART1_MCR           __REG8(UART1_BASE + 0x04)
#define UART1_LSR           __REG8(UART1_BASE + 0x05)
#define UART1_MSR           __REG8(UART1_BASE + 0x06)

#define UART1_LSB           __REG8(UART1_BASE + 0x00)
#define UART1_MSB           __REG8(UART1_BASE + 0x01)

/* UART interrupt enable register value */
#define UARTIER_IME     (1 << 3)
#define UARTIER_ILE     (1 << 2)
#define UARTIER_ITXE    (1 << 1)
#define UARTIER_IRXE    (1 << 0)

/* UART line control register value */
#define UARTLCR_DLAB    (1 << 7)
#define UARTLCR_BCB     (1 << 6)
#define UARTLCR_SPB     (1 << 5)
#define UARTLCR_EPS     (1 << 4)
#define UARTLCR_PE      (1 << 3)
#define UARTLCR_SB      (1 << 2)

/* UART line status register value */
#define UARTLSR_ERROR   (1 << 7)
#define UARTLSR_TE      (1 << 6)
#define UARTLSR_TFE     (1 << 5)
#define UARTLSR_BI      (1 << 4)
#define UARTLSR_FE      (1 << 3)
#define UARTLSR_PE      (1 << 2)
#define UARTLSR_OE      (1 << 1)
#define UARTLSR_DR      (1 << 0)

void rt_hw_uart_init(void);

#endif