summaryrefslogtreecommitdiff
path: root/bsp/ls1cdev/libraries/ls1c_timer.c
blob: 8c3b1641210c6057a72288d501331b3e636881c6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
// Ӳ����ʱ��Դ��


#include "ls1c_public.h"
#include "ls1c_pin.h"
#include "ls1c_clock.h"
#include "ls1c_regs.h"
#include "ls1c_pwm.h"
#include "ls1c_timer.h"


// ��ʱ���м�����(CNTR��HRC��LRC)�����ֵ
#define TIMER_COUNTER_MAX               (0xffffff)



/*
 * ��ȡָ����ʱ���ļĴ�������ַ
 * @timer Ӳ����ʱ��
 * @ret ����ַ
 */
unsigned int timer_get_reg_base(ls1c_timer_t timer)
{
    unsigned int reg_base = 0;

    switch (timer)
    {
        case TIMER_PWM0:
            reg_base = LS1C_REG_BASE_PWM0;
            break;

        case TIMER_PWM1:
            reg_base = LS1C_REG_BASE_PWM1;
            break;

        case TIMER_PWM2:
            reg_base = LS1C_REG_BASE_PWM2;
            break;

        case TIMER_PWM3:
            reg_base = LS1C_REG_BASE_PWM3;
            break;
    }

    return reg_base;
}


/*
 * ��ʼ����ʱ��������ʼ��ʱ
 * @timer_info ��ʱ���Ͷ�ʱʱ����Ϣ
 */
void timer_init(timer_info_t *timer_info)
{
    unsigned int timer_reg_base = 0;        // �Ĵ�������ַ
    unsigned long timer_clk = 0;            // Ӳ����ʱ����ʱ��
    unsigned long tmp;
    unsigned int ctrl = 0;                  // ���ƼĴ����еĿ�����Ϣ
    
    // ����
    if (NULL == timer_info)
    {
        return ;
    }

    /*
     * �Ѷ�ʱʱ�任��Ϊ��������ֵ
     * ������ֵ = ��ʱ����ʱ�� * ��ʱʱ��(��λns) / 1000000000
     * ��о1c�Ķ�ʱ��ʱ��ΪAPBʱ�ӣ��ﵽ126Mhz��
     * Ϊ���������̷����������������ֶ��Ż�����ļ���ʽ��Ҳ���Բ��ø�������
     */
    timer_clk = clk_get_apb_rate();
    tmp = (timer_clk / 1000000) * (timer_info->time_ns / 1000);     // ��1000000000���Ϊ1000000��1000
    tmp = MIN(tmp, TIMER_COUNTER_MAX);

    // ���ƼĴ�����Ϣ
    ctrl = (1 << LS1C_PWM_INT_LRC_EN)
           | (0 << LS1C_PWM_INT_HRC_EN)
           | (0 << LS1C_PWM_CNTR_RST)
           | (0 << LS1C_PWM_INT_SR)
           | (1 << LS1C_PWM_INTEN)
           | (1 << LS1C_PWM_SINGLE)
           | (1 << LS1C_PWM_OE)
           | (1 << LS1C_PWM_CNT_EN);

    // ���ø����Ĵ���
    timer_reg_base = timer_get_reg_base(timer_info->timer);     // ��ȡ�Ĵ�������ַ
    reg_write_32(0,                     (volatile unsigned int *)(timer_reg_base + LS1C_PWM_HRC));
    reg_write_32(tmp--,                 (volatile unsigned int *)(timer_reg_base + LS1C_PWM_LRC));
    reg_write_32(0,                     (volatile unsigned int *)(timer_reg_base + LS1C_PWM_CNTR));
    reg_write_32(ctrl,                  (volatile unsigned int *)(timer_reg_base + LS1C_PWM_CTRL));

    return ;
}


/*
 * �ж�ָ����ʱ���Ƿ�ʱ(ʵ�ֶ�ʱ)
 * @timer_info ��ʱ��
 * @ret TRUE or FALSE
 */
BOOL timer_is_time_out(timer_info_t *timer_info)
{
    unsigned int timer_reg_base = 0;        // �Ĵ�������ַ
    unsigned int ctrl;                      // ���ƼĴ�����ֵ
    
    // ����
    if (NULL == timer_info)
    {
        return FALSE;
    }

    // ��ȡ���ƼĴ���
    timer_reg_base = timer_get_reg_base(timer_info->timer);
    ctrl = reg_read_32((volatile unsigned int *)(timer_reg_base + LS1C_PWM_CTRL));

    // �ж��ж�״̬λ
    if (ctrl & (1 << LS1C_PWM_INT_SR))
    {
        return TRUE;
    }
    else
    {
        return FALSE;
    }
}



/*
 * ֹͣ��ʱ��
 * @timer_info ��ʱ��
 */
void timer_stop(timer_info_t *timer_info)
{
    unsigned int timer_reg_base = 0;
    
    // ����
    if (NULL == timer_info)
    {
        return ;
    }

    timer_reg_base = timer_get_reg_base(timer_info->timer);
    reg_write_32(0, (volatile unsigned int *)(timer_reg_base + LS1C_PWM_CTRL));

    return ;
}



/*
 * ��ȡ��ʱ���ӳ�ʼ�������ڵ�ʱ��(ʵ�ּ�ʱ����)����λns
 * @timer_info Ӳ����ʱ��
 * @ret ʱ�䣬��λns
 */
unsigned long timer_get_time_ns(timer_info_t *timer_info)
{
    unsigned int timer_reg_base = 0;
    unsigned int cntr = 0;                  // �Ĵ���CNTR��ֵ
    unsigned long time_ns = 0;              // ʱ�䣬��λns
    unsigned long timer_clk = 0;            // ��ʱ��ʱ��

    // ��ȡ�Ĵ���CNTR��ֵ
    timer_reg_base = timer_get_reg_base(timer_info->timer);
    cntr = reg_read_32((volatile unsigned int *)(timer_reg_base + LS1C_PWM_CNTR));

    /*
     * ��CNTRֵ����Ϊʱ�䣬��λus
     * ʱ�� = (������ֵCNTR * 1000000000) / ��ʱ��ʱ��Ƶ��
     * Ϊ�������������ֶ��Ż���ʽΪ ʱ�� = (������ֵCNTR * 1000) / (��ʱ��ʱ��Ƶ�� / 1000000)
     */
    timer_clk = clk_get_apb_rate();
    time_ns = (cntr * 1000 ) / (timer_clk /1000000);
//    myprintf("[%s] time_us=%lu, cntr=%d, timer_clk=%d\n", __FUNCTION__, time_ns, cntr, timer_clk);

    return time_ns;
}



/*
 * ��ӡtimer��ؼĴ�����ֵ
 * @timer_info Ӳ����ʱ��
 */
void timer_print_regs(timer_info_t *timer_info)
{
    unsigned int timer_reg_base = 0;

    timer_reg_base = timer_get_reg_base(timer_info->timer);
    myprintf("CNTR=0x%x, HRC=0x%x, LRC=0x%x, CTRL=0x%x\n",
              reg_read_32((volatile unsigned int *)(timer_reg_base + LS1C_PWM_CNTR)),
              reg_read_32((volatile unsigned int *)(timer_reg_base + LS1C_PWM_HRC)),
              reg_read_32((volatile unsigned int *)(timer_reg_base + LS1C_PWM_LRC)),
              reg_read_32((volatile unsigned int *)(timer_reg_base + LS1C_PWM_CTRL)));

    return ;
}