blob: 3031662482c18f82b317478bdaa474ec38ff1b0c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/*
* Copyright (c) 2006-2023, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Email Notes
* 2019-07-16 Kevin.Liu [email protected] First Release
* 2023-09-16 luhuadong [email protected] fix uart config
*/
#ifndef __BOARD_H__
#define __BOARD_H__
// <o> Internal SRAM memory size[Kbytes] <4-16>
// <i>Default: 16
#if defined(__SAML10E14A__) || defined(__ATSAML10E14A__)
#define SAML10_SRAM_SIZE 4
#elif defined(__SAML10E15A__) || defined(__ATSAML10E15A__)
#define SAML10_SRAM_SIZE 8
#elif defined(__SAML10E16A__) || defined(__ATSAML10E16A__)
#define SAML10_SRAM_SIZE 16
#elif defined(__SAML10D14A__) || defined(__ATSAML10D14A__)
#define SAML10_SRAM_SIZE 4
#elif defined(__SAML10D15A__) || defined(__ATSAML10D15A__)
#define SAML10_SRAM_SIZE 8
#elif defined(__SAML10D16A__) || defined(__ATSAML10D16A__)
#define SAML10_SRAM_SIZE 16
#else
#error Board does not support the specified device.
#endif
#define SAML10_SRAM_END (0x20000000 + SAML10_SRAM_SIZE * 1024)
#if defined(__ARMCC_VERSION)
extern int Image$$RW_IRAM1$$ZI$$Limit;
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
#elif __ICCARM__
#pragma section="HEAP"
#define HEAP_BEGIN (__segment_begin("HEAP"))
#define HEAP_END (__segment_end("HEAP"))
#else
extern int __bss_end;
#define HEAP_BEGIN (&__bss_end)
#define HEAP_END SAML10_SRAM_END
#endif
#ifdef RT_USING_SERIAL
#include "hpl_sercom_config.h"
#define DEFAULT_USART_BAUD_RATE CONF_SERCOM_2_USART_BAUD
#endif
void rt_hw_board_init(void);
#endif
|
